mirror of
https://github.com/nxp-imx/linux-imx.git
synced 2025-07-11 20:05:22 +02:00
arm64: dts: imx8mp: add HDMI power-domains
[ Upstream commitf6772c5882
] This adds the PGC and HDMI blk-ctrl nodes providing power control for HDMI subsystem peripherals. Signed-off-by: Adam Ford <aford173@gmail.com> Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Tested-by: Marek Vasut <marex@denx.de> Tested-by: Luca Ceresoli <luca.ceresoli@bootlin.com> Tested-by: Tommaso Merciai <tomm.merciai@gmail.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org> Stable-dep-of:2f8405fb07
("arm64: dts: imx8mp: Fix pgc vpu locations") Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
0150dbc01d
commit
713750aadb
|
@ -849,6 +849,23 @@
|
||||||
<&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
|
<&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
pgc_hdmimix: power-domain@14 {
|
||||||
|
#power-domain-cells = <0>;
|
||||||
|
reg = <IMX8MP_POWER_DOMAIN_HDMIMIX>;
|
||||||
|
clocks = <&clk IMX8MP_CLK_HDMI_ROOT>,
|
||||||
|
<&clk IMX8MP_CLK_HDMI_APB>;
|
||||||
|
assigned-clocks = <&clk IMX8MP_CLK_HDMI_AXI>,
|
||||||
|
<&clk IMX8MP_CLK_HDMI_APB>;
|
||||||
|
assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_500M>,
|
||||||
|
<&clk IMX8MP_SYS_PLL1_133M>;
|
||||||
|
assigned-clock-rates = <500000000>, <133000000>;
|
||||||
|
};
|
||||||
|
|
||||||
|
pgc_hdmi_phy: power-domain@15 {
|
||||||
|
#power-domain-cells = <0>;
|
||||||
|
reg = <IMX8MP_POWER_DOMAIN_HDMI_PHY>;
|
||||||
|
};
|
||||||
|
|
||||||
pgc_mipi_phy2: power-domain@16 {
|
pgc_mipi_phy2: power-domain@16 {
|
||||||
#power-domain-cells = <0>;
|
#power-domain-cells = <0>;
|
||||||
reg = <IMX8MP_POWER_DOMAIN_MIPI_PHY2>;
|
reg = <IMX8MP_POWER_DOMAIN_MIPI_PHY2>;
|
||||||
|
@ -1840,6 +1857,27 @@
|
||||||
#power-domain-cells = <1>;
|
#power-domain-cells = <1>;
|
||||||
#clock-cells = <0>;
|
#clock-cells = <0>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
hdmi_blk_ctrl: blk-ctrl@32fc0000 {
|
||||||
|
compatible = "fsl,imx8mp-hdmi-blk-ctrl", "syscon";
|
||||||
|
reg = <0x32fc0000 0x1000>;
|
||||||
|
clocks = <&clk IMX8MP_CLK_HDMI_APB>,
|
||||||
|
<&clk IMX8MP_CLK_HDMI_ROOT>,
|
||||||
|
<&clk IMX8MP_CLK_HDMI_REF_266M>,
|
||||||
|
<&clk IMX8MP_CLK_HDMI_24M>,
|
||||||
|
<&clk IMX8MP_CLK_HDMI_FDCC_TST>;
|
||||||
|
clock-names = "apb", "axi", "ref_266m", "ref_24m", "fdcc";
|
||||||
|
power-domains = <&pgc_hdmimix>, <&pgc_hdmimix>,
|
||||||
|
<&pgc_hdmimix>, <&pgc_hdmimix>,
|
||||||
|
<&pgc_hdmimix>, <&pgc_hdmimix>,
|
||||||
|
<&pgc_hdmimix>, <&pgc_hdmi_phy>,
|
||||||
|
<&pgc_hdmimix>, <&pgc_hdmimix>;
|
||||||
|
power-domain-names = "bus", "irqsteer", "lcdif",
|
||||||
|
"pai", "pvi", "trng",
|
||||||
|
"hdmi-tx", "hdmi-tx-phy",
|
||||||
|
"hdcp", "hrv";
|
||||||
|
#power-domain-cells = <1>;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
pcie: pcie@33800000 {
|
pcie: pcie@33800000 {
|
||||||
|
|
Loading…
Reference in New Issue
Block a user