mirror of
https://github.com/nxp-imx/linux-imx.git
synced 2026-01-27 12:35:36 +01:00
LF-15511: arm64: dts: imx8mq: set NAND_USDHC_BUS_CLK_ROOT source clock to SYSTEM_PLL1_DIV6
When do system suspend/resume test, uSDHC may meet timeout during eMMC initialization. This is caused by the uSDHC AHB_BUS and IPG_CLK being out of sync. ERR011232 requires that uSDHC AHB_BUS and IPG_CLK must be synchronized. Need to ensure uSDHC AHB_BUS and IPG_CLK come form same clock source to maintain clock sync. Signed-off-by: Luke Wang <ziniu.wang_1@nxp.com> Reviewed-by: Haibo Chen <haibo.chen@nxp.com> Acked-by: Jason Liu <jason.hui.liu@nxp.com>
This commit is contained in:
parent
c1943c45a4
commit
8555a7698a
|
|
@ -728,7 +728,7 @@
|
|||
<&clk IMX8MQ_AUDIO_PLL2>,
|
||||
<0>,
|
||||
<0>,
|
||||
<&clk IMX8MQ_SYS1_PLL_266M>;
|
||||
<&clk IMX8MQ_SYS1_PLL_133M>;
|
||||
};
|
||||
|
||||
src: reset-controller@30390000 {
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user