MIRRORS/linux-imx
1
0
Fork 0
mirror of https://github.com/nxp-imx/linux-imx.git synced 2025-07-14 05:09:36 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

FROMLIST: usb: dwc3: Support quirk for writing high-low order

Browse Source 
There's the limitation of Synopsys dwc3 controller with ERST programming in
supporting separate ERSTBA_HI and ERSTBA_LO programming. It's supported when
the ERSTBA is programmed ERSTBA_HI before ERSTBA_LO. But, writing operations
in xHCI is done low-high order following xHCI spec. xHCI specification 5.1
"Register Conventions" states that 64 bit registers should be written in
low-high order. Synopsys dwc3 needs workaround for high-low order. That's why
adding new quirk is needed to support this.

Signed-off-by: Daehwan Jung <dh10.jung@samsung.com>

Bug: 346655675
Link: https://lore.kernel.org/lkml/1718019553-111939-2-git-send-email-dh10.jung@samsung.com/
Change-Id: I003db2695a2c1598b00ca51c0499f7a905374180
Signed-off-by: Daehwan Jung <dh10.jung@samsung.com>
This commit is contained in:
Daehwan Jung 2024-05-30 21:02:58 +09:00 committed by Treehugger Robot
parent 350c2157ba
commit a12901ecd0
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/usb/dwc3/host.c
View File

@ -61,7 +61,7 @@ out:
int dwc3_host_init(struct dwc3 *dwc)
{
struct property_entry props[5];
struct property_entry props[6];
struct platform_device *xhci;
int ret, irq;
int prop_idx = 0;
@ -91,6 +91,8 @@ int dwc3_host_init(struct dwc3 *dwc)
props[prop_idx++] = PROPERTY_ENTRY_BOOL("xhci-sg-trb-cache-size-quirk");
props[prop_idx++] = PROPERTY_ENTRY_BOOL("write-64-hi-lo-quirk");
if (dwc->usb3_lpm_capable)
props[prop_idx++] = PROPERTY_ENTRY_BOOL("usb3-lpm-capable");