spi: spi-microchip-core: Fix the number of chip selects supported

[ Upstream commit a7ed3a1120 ]

The SPI "hard" controller in PolarFire SoC has eight CS lines, but only
one CS line is wired. When the 'num-cs' property is not specified in
the device tree, the driver defaults to the MAX_CS value, which has
been fixed to 1 to match the hardware configuration; however, when the
'num-cs' property is explicitly defined in the device tree, it
overrides the default value.

Fixes: 9ac8d17694 ("spi: add support for microchip fpga spi controllers")
Signed-off-by: Prajna Rajendra Kumar <prajna.rajendrakumar@microchip.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://msgid.link/r/20240514104508.938448-3-prajna.rajendrakumar@microchip.com
Signed-off-by: Mark Brown <broonie@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Prajna Rajendra Kumar 2024-05-14 11:45:07 +01:00 committed by Greg Kroah-Hartman
parent 310377719c
commit df8e2a3eab

View File

@ -21,7 +21,7 @@
#include <linux/spi/spi.h> #include <linux/spi/spi.h>
#define MAX_LEN (0xffff) #define MAX_LEN (0xffff)
#define MAX_CS (8) #define MAX_CS (1)
#define DEFAULT_FRAMESIZE (8) #define DEFAULT_FRAMESIZE (8)
#define FIFO_DEPTH (32) #define FIFO_DEPTH (32)
#define CLK_GEN_MODE1_MAX (255) #define CLK_GEN_MODE1_MAX (255)