mirror of
https://github.com/nxp-imx/linux-imx.git
synced 2025-07-06 17:35:20 +02:00
iommu/amd: Do not set the D bit on AMD v2 table entries
[ Upstream commit2910a7fa1b
] The manual says that bit 6 is IGN for all Page-Table Base Address pointers, don't set it. Fixes:aaac38f614
("iommu/amd: Initial support for AMD IOMMU v2 page table") Reviewed-by: Vasant Hegde <vasant.hegde@amd.com> Signed-off-by: Jason Gunthorpe <jgg@nvidia.com> Link: https://lore.kernel.org/r/14-v2-831cdc4d00f3+1a315-amd_iopgtbl_jgg@nvidia.com Signed-off-by: Joerg Roedel <jroedel@suse.de> Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
9b97d6b08b
commit
e109a01f3d
|
@ -50,7 +50,7 @@ static inline u64 set_pgtable_attr(u64 *page)
|
|||
u64 prot;
|
||||
|
||||
prot = IOMMU_PAGE_PRESENT | IOMMU_PAGE_RW | IOMMU_PAGE_USER;
|
||||
prot |= IOMMU_PAGE_ACCESS | IOMMU_PAGE_DIRTY;
|
||||
prot |= IOMMU_PAGE_ACCESS;
|
||||
|
||||
return (iommu_virt_to_phys(page) | prot);
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue
Block a user