mirror of
https://github.com/nxp-imx/linux-imx.git
synced 2025-09-03 02:16:09 +02:00
cb1389d3f3
The OX03C10 is 1/2.6" optical format, 1920x1280 stacked-chip digital high dynamic range sensor intended for high-end CMS and SVS application for the automotive market. This is the library supporting the chip and will be used by module drivers that usually contain a serializer and a sensor. Signed-off-by: Laurentiu Palcu <laurentiu.palcu@oss.nxp.com> Reviewed-by: Robert Chiras <robert.chiras@nxp.com> Reviewed-by: Mirela Rabulea <Mirela.rabulea@nxp.com>
3548 lines
145 KiB
C
3548 lines
145 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright 2024 NXP
|
|
*/
|
|
|
|
#ifndef _OX03C10_REGS_H_
|
|
#define _OX03C10_REGS_H_
|
|
|
|
#define OX03C10_SMIA_R0100 0x0100
|
|
#define OX03C10_SMIA_R0102 0x0102
|
|
#define OX03C10_SMIA_R0103 0x0103
|
|
#define OX03C10_SMIA_R0104 0x0104
|
|
#define OX03C10_SMIA_R0105 0x0105
|
|
#define OX03C10_SMIA_R0106 0x0106
|
|
#define OX03C10_SMIA_R0107 0x0107
|
|
#define OX03C10_SMIA_R0108 0x0108
|
|
#define OX03C10_SMIA_R0109 0x0109
|
|
#define OX03C10_SMIA_R010A 0x010a
|
|
#define OX03C10_SMIA_R010B 0x010b
|
|
#define OX03C10_PLL1_CTRL0 0x0300
|
|
#define OX03C10_PLL1_CTRL1 0x0301
|
|
#define OX03C10_PLL1_CTRL2 0x0302
|
|
#define OX03C10_PLL1_CTRL3 0x0303
|
|
#define OX03C10_PLL1_CTRL4 0x0304
|
|
#define OX03C10_PLL1_CTRL5 0x0305
|
|
#define OX03C10_PLL1_CTRL6 0x0306
|
|
#define OX03C10_PLL1_CTRL7 0x0307
|
|
#define OX03C10_PLL1_CTRL8 0x0308
|
|
#define OX03C10_PLL1_CTRL9 0x0309
|
|
#define OX03C10_PLL1_CTRL10 0x0310
|
|
#define OX03C10_PLL1_CTRL11 0x0311
|
|
#define OX03C10_PLL1_CTRL12 0x0312
|
|
#define OX03C10_PLL1_CTRL13 0x0313
|
|
#define OX03C10_PLL1_CTRL14 0x0314
|
|
#define OX03C10_PLL1_CTRL15 0x0315
|
|
#define OX03C10_PLL1_CTRL16 0x0316
|
|
#define OX03C10_PLL1_CTRL17 0x0317
|
|
#define OX03C10_PLL1_CTRL18 0x0318
|
|
#define OX03C10_PLL2_CTRL0 0x0320
|
|
#define OX03C10_PLL2_CTRL1 0x0321
|
|
#define OX03C10_PLL2_CTRL2 0x0322
|
|
#define OX03C10_PLL2_CTRL3 0x0323
|
|
#define OX03C10_PLL2_CTRL4 0x0324
|
|
#define OX03C10_PLL2_CTRL5 0x0325
|
|
#define OX03C10_PLL2_CTRL6 0x0326
|
|
#define OX03C10_PLL2_CTRL7 0x0327
|
|
#define OX03C10_PLL2_CTRL9 0x0329
|
|
#define OX03C10_PLL2_CTRLA 0x032a
|
|
#define OX03C10_PLL2_CTRLB 0x032b
|
|
#define OX03C10_PLL2_CTRLC 0x032c
|
|
#define OX03C10_PLL2_CTRLD 0x032d
|
|
#define OX03C10_PLL2_CTRLE 0x032e
|
|
#define OX03C10_PLL2_CTRLF 0x032f
|
|
#define OX03C10_PLL2_CTRL30 0x0330
|
|
#define OX03C10_PLL2_CTRL31 0x0331
|
|
#define OX03C10_MIPI_BIT_CONTROL 0x0360
|
|
#define OX03C10_PLL_SMOOTHLY_CHANGE_VCO_CONTROL 0x0361
|
|
#define OX03C10_PLL_BASEBAND_AND_LPFRES 0x0362
|
|
#define OX03C10_PLL_SPEEDUP 0x0363
|
|
#define OX03C10_EXPECTED_CNT_SCLK_H 0x0400
|
|
#define OX03C10_EXPECTED_CNT_SCLK_L 0x0401
|
|
#define OX03C10_CRC_CHECKSUM_SCLK_H 0x0403
|
|
#define OX03C10_CRC_CHECKSUM_SCLK_L 0x0404
|
|
#define OX03C10_PULSE_WIDTH_SCLK_H 0x0405
|
|
#define OX03C10_PULSE_WIDTH_SCLK_L 0x0406
|
|
#define OX03C10_TOLERANCE_SCLK 0x0407
|
|
#define OX03C10_EXPECTED_CNT_PCLK_H 0x0408
|
|
#define OX03C10_EXPECTED_CNT_PCLK_L 0x0409
|
|
#define OX03C10_CRC_CHECKSUM_PCLK_H 0x040a
|
|
#define OX03C10_CRC_CHECKSUM_PCLK_L 0x040b
|
|
#define OX03C10_PULSE_WIDTH_PCLK_H 0x040c
|
|
#define OX03C10_PULSE_WIDTH_PCLK_L 0x040d
|
|
#define OX03C10_TOLERANCE_PCLK 0x040e
|
|
#define OX03C10_FAULT_CLOCK_FLAGS_SCLK_MASK 0x040f
|
|
#define OX03C10_FAULT_CLOCK_FLAGS_PCLK_MASK 0x0410
|
|
#define OX03C10_FAULT_CLOCK_FLAGS_SCLK 0x0411
|
|
#define OX03C10_FAULT_CLOCK_FLAGS_PCLK 0x0412
|
|
#define OX03C10_CNT_SCLK_H 0x0413
|
|
#define OX03C10_CNT_SCLK_L 0x0414
|
|
#define OX03C10_CNT_PCLK_H 0x0415
|
|
#define OX03C10_CNT_PCLK_L 0x0416
|
|
#define OX03C10_FAULT_CLOCK_FLAGS_SCLK_LATCH 0x0417
|
|
#define OX03C10_FAULT_CLOCK_FLAGS_PCLK_LATCH 0x0418
|
|
#define OX03C10_FAULT_PLL_MONITOR_STATE 0x0419
|
|
#define OX03C10_FAULT_PLL_FLAGS_LATCH 0x0440
|
|
#define OX03C10_FAULT_PLL_FLAGS_MASK 0x0441
|
|
#define OX03C10_FAULT_PLL_LOCK_STATE 0x0442
|
|
#define OX03C10_XCHK_FAILINGROW_DCG_H 0x2800
|
|
#define OX03C10_XCHK_FAILINGROW_DCG_L 0x2801
|
|
#define OX03C10_XCHK_FAULTS_INTERNAL 0x2802
|
|
#define OX03C10_XCHK_CTRL_REG 0x2803
|
|
#define OX03C10_XCHK_FAILINGROW_SPD_H 0x2804
|
|
#define OX03C10_XCHK_FAILINGROW_SPD_L 0x2805
|
|
#define OX03C10_XCHK_DIFFADDR_DIG_H 0x2806
|
|
#define OX03C10_XCHK_DIFFADDR_DIG_L 0x2807
|
|
#define OX03C10_XCHK_DIFFADDR_ANA_H 0x2808
|
|
#define OX03C10_XCHK_DIFFADDR_ANA_L 0x2809
|
|
#define OX03C10_XCHK_FAULTS_LATCHED 0x280a
|
|
#define OX03C10_XCHK_FAULT_MASK 0x280b
|
|
#define OX03C10_XCHK_IGNORE_CFG 0x280c
|
|
#define OX03C10_FAULT_FLAG_ST 0x280d
|
|
#define OX03C10_SC_CTRL 0x3000
|
|
#define OX03C10_SC_CTRL_1 0x3001
|
|
#define OX03C10_SC_CTRL_2 0x3002
|
|
#define OX03C10_SC_CTRL_3 0x3003
|
|
#define OX03C10_SC_CTRL_4 0x3004
|
|
#define OX03C10_SC_CTRL_5 0x3005
|
|
#define OX03C10_SC_CTRL_6 0x3006
|
|
#define OX03C10_SC_CTRL_7 0x3007
|
|
#define OX03C10_SC_CTRL_8 0x3008
|
|
#define OX03C10_SC_CTRL_9 0x3009
|
|
#define OX03C10_SC_CTRL_A 0x300a
|
|
#define OX03C10_SC_CTRL_B 0x300b
|
|
#define OX03C10_SC_CTRL_C 0x300c
|
|
#define OX03C10_SC_CTRL_D 0x300d
|
|
#define OX03C10_SC_CTRL_E 0x300e
|
|
#define OX03C10_SC_CTRL_F 0x300f
|
|
#define OX03C10_SC_PHY_CTRL 0x3012
|
|
#define OX03C10_SC_CTRL_13 0x3013
|
|
#define OX03C10_SC_CTRL_14 0x3014
|
|
#define OX03C10_SC_CTRL_15 0x3015
|
|
#define OX03C10_SC_CTRL_16 0x3016
|
|
#define OX03C10_SC_CTRL_17 0x3017
|
|
#define OX03C10_SC_CTRL_18 0x3018
|
|
#define OX03C10_SC_CTRL_19 0x3019
|
|
#define OX03C10_SC_CTRL_1A 0x301a
|
|
#define OX03C10_SC_CTRL_1B 0x301b
|
|
#define OX03C10_SC_CTRL_1C 0x301c
|
|
#define OX03C10_SC_CTRL_1D 0x301d
|
|
#define OX03C10_SC_CTRL_1E 0x301e
|
|
#define OX03C10_SC_CTRL_1F 0x301f
|
|
#define OX03C10_SC_CTRL_20 0x3020
|
|
#define OX03C10_SC_CTRL_22 0x3022
|
|
#define OX03C10_SC_CTRL_23 0x3023
|
|
#define OX03C10_SC_CTRL_24 0x3024
|
|
#define OX03C10_SC_CTRL_26 0x3026
|
|
#define OX03C10_SC_CTRL_27 0x3027
|
|
#define OX03C10_SC_CTRL_28 0x3028
|
|
#define OX03C10_SC_CTRL_29 0x3029
|
|
#define OX03C10_SC_CTRL_2A 0x302a
|
|
#define OX03C10_SC_CTRL_2B 0x302b
|
|
#define OX03C10_SC_CTRL_2C 0x302c
|
|
#define OX03C10_SC_CTRL_35 0x3035
|
|
#define OX03C10_SC_CTRL_36 0x3036
|
|
#define OX03C10_SC_CTRL_37 0x3037
|
|
#define OX03C10_SC_CTRL_38 0x3038
|
|
#define OX03C10_SC_CTRL_39 0x3039
|
|
#define OX03C10_SC_CTRL_3D 0x303d
|
|
#define OX03C10_SC_CTRL_3E 0x303e
|
|
#define OX03C10_SC_CTRL_3F 0x303f
|
|
#define OX03C10_SB_S_REG1 0x3100
|
|
#define OX03C10_SB_S_REG2 0x3101
|
|
#define OX03C10_SB_S_REG3 0x3102
|
|
#define OX03C10_SB_S_REG4 0x3103
|
|
#define OX03C10_SB_S_REG5 0x3104
|
|
#define OX03C10_SB_S_REG7 0x3106
|
|
#define OX03C10_SB_S_GRANT 0x3109
|
|
#define OX03C10_SCCB_CRC_H 0x3180
|
|
#define OX03C10_SCCB_CRC_L 0x3181
|
|
#define OX03C10_PEC_CONFIG 0x3182
|
|
#define OX03C10_PEC_ERROR_RATE 0x3183
|
|
#define OX03C10_PEC_ERROR_THRESHOLD 0x3184
|
|
#define OX03C10_PEC_ERROR_CNT 0x3185
|
|
#define OX03C10_PEC_STATUS 0x3186
|
|
#define OX03C10_SCCB_BLOCKED_THRESHOLD 0x3187
|
|
#define OX03C10_SCCB_BLOCKED_CNT 0x3188
|
|
#define OX03C10_SCCB_FAULT_MASKED 0x3189
|
|
#define OX03C10_SCCB_FAULT_STATE 0x318a
|
|
#define OX03C10_SCCB_FAULT_ERROR 0x318b
|
|
#define OX03C10_PEC_CRC_STATUS 0x318f
|
|
#define OX03C10_MASK_ADR_1_H 0x3190
|
|
#define OX03C10_MASK_ADR_1_L 0x3191
|
|
#define OX03C10_MASK_DAT_1 0x3192
|
|
#define OX03C10_MASK_ADR_2_H 0x3193
|
|
#define OX03C10_MASK_ADR_2_L 0x3194
|
|
#define OX03C10_MASK_DAT_2 0x3195
|
|
#define OX03C10_MASK_ADR_3_H 0x3196
|
|
#define OX03C10_MASK_ADR_3_L 0x3197
|
|
#define OX03C10_MASK_DAT_3 0x3198
|
|
#define OX03C10_MASK_ADR_4_H 0x3199
|
|
#define OX03C10_MASK_ADR_4_L 0x319a
|
|
#define OX03C10_MASK_DAT_4 0x319b
|
|
#define OX03C10_BMASK_ADR_1_H 0x319c
|
|
#define OX03C10_BMASK_ADR_1_L 0x319d
|
|
#define OX03C10_BMASK_BIT_1 0x319e
|
|
#define OX03C10_BMASK_ADR_2_H 0x319f
|
|
#define OX03C10_BMASK_ADR_2_L 0x31a0
|
|
#define OX03C10_BMASK_BIT_2 0x31a1
|
|
#define OX03C10_BMASK_ADR_3_H 0x31a2
|
|
#define OX03C10_BMASK_ADR_3_L 0x31a3
|
|
#define OX03C10_BMASK_BIT_3 0x31a4
|
|
#define OX03C10_BMASK_ADR_4_H 0x31a5
|
|
#define OX03C10_BMASK_ADR_4_L 0x31a6
|
|
#define OX03C10_BMASK_BIT_4 0x31a7
|
|
#define OX03C10_GRP_HOLD_CTRL_0 0x3200
|
|
#define OX03C10_GRP_HOLD_CTRL_1 0x3201
|
|
#define OX03C10_GRP_HOLD_CTRL_2 0x3202
|
|
#define OX03C10_GRP_HOLD_CTRL_3 0x3203
|
|
#define OX03C10_GRP_HOLD_CTRL_4 0x3204
|
|
#define OX03C10_GRP_HOLD_CTRL_5 0x3205
|
|
#define OX03C10_GRP_HOLD_8 0x3208
|
|
#define OX03C10_GRP_HOLD_CTRL_A 0x320a
|
|
#define OX03C10_GRP_HOLD_CTRL_B 0x320b
|
|
#define OX03C10_GRP_HOLD_CTRL_C 0x320c
|
|
#define OX03C10_GRP_HOLD_CTRL_D 0x320d
|
|
#define OX03C10_GRP_HOLD_CTRL_10 0x3210
|
|
#define OX03C10_GRP_HOLD_CTRL_11 0x3211
|
|
#define OX03C10_GRP_HOLD_CTRL_13 0x3213
|
|
#define OX03C10_GRP_HOLD_CTRL_14 0x3214
|
|
#define OX03C10_GRP_HOLD_CTRL_15 0x3215
|
|
#define OX03C10_GRP_HOLD_CTRL_16 0x3216
|
|
#define OX03C10_GRP_HOLD_CTRL_17 0x3217
|
|
#define OX03C10_GRP_HOLD_CTRL_18 0x3218
|
|
#define OX03C10_MEM_CRC_FAULT_MASKED 0x3219
|
|
#define OX03C10_GRP_HOLD_SRAM_T0 0x321a
|
|
#define OX03C10_GRP_HOLD_SRAM_T1 0x321b
|
|
#define OX03C10_EMB_SRAM_T0 0x321c
|
|
#define OX03C10_EMB_SRAM_T1 0x321d
|
|
#define OX03C10_GRP_HOLD_STATUS 0x321e
|
|
#define OX03C10_MEM_CRC_FAULT_STATUS 0x321f
|
|
#define OX03C10_GRP_HOLD_LEN_0 0x3220
|
|
#define OX03C10_GRP_HOLD_LEN_1 0x3221
|
|
#define OX03C10_GRP_HOLD_LEN_2 0x3222
|
|
#define OX03C10_GRP_HOLD_LEN_3 0x3223
|
|
#define OX03C10_GRP_HOLD_LEN_4 0x3224
|
|
#define OX03C10_GRP_HOLD_LEN_5 0x3225
|
|
#define OX03C10_GRP_HOLD_CTRL_26 0x3226
|
|
#define OX03C10_GRP_HOLD_CTRL_27 0x3227
|
|
#define OX03C10_GRP_HOLD_CTRL_28 0x3228
|
|
#define OX03C10_GRP_HOLD_CTRL_29 0x3229
|
|
#define OX03C10_GRP_HOLD_CTRL_2D 0x322d
|
|
#define OX03C10_GRP_HOLD_ERR_STATUS 0x322e
|
|
#define OX03C10_WD_INJECT_FAULT 0x322f
|
|
#define OX03C10_FRONT_EMB_SIZE_H 0x3230
|
|
#define OX03C10_FRONT_EMB_SIZE_L 0x3231
|
|
#define OX03C10_END_EMB_SIZE_H 0x3232
|
|
#define OX03C10_END_EMB_SIZE_L 0x3233
|
|
#define OX03C10_GRP_CRC_0_3 0x3234
|
|
#define OX03C10_GRP_CRC_0_2 0x3235
|
|
#define OX03C10_GRP_CRC_0_1 0x3236
|
|
#define OX03C10_GRP_CRC_0_0 0x3237
|
|
#define OX03C10_GRP_CRC_1_3 0x3238
|
|
#define OX03C10_GRP_CRC_1_2 0x3239
|
|
#define OX03C10_GRP_CRC_1_1 0x323a
|
|
#define OX03C10_GRP_CRC_1_0 0x323b
|
|
#define OX03C10_GRP_CRC_2_3 0x323c
|
|
#define OX03C10_GRP_CRC_2_2 0x323d
|
|
#define OX03C10_GRP_CRC_2_1 0x323e
|
|
#define OX03C10_GRP_CRC_2_0 0x323f
|
|
#define OX03C10_GRP_CRC_3_3 0x3240
|
|
#define OX03C10_GRP_CRC_3_2 0x3241
|
|
#define OX03C10_GRP_CRC_3_1 0x3242
|
|
#define OX03C10_GRP_CRC_3_0 0x3243
|
|
#define OX03C10_GRP_CRC_4_3 0x3244
|
|
#define OX03C10_GRP_CRC_4_2 0x3245
|
|
#define OX03C10_GRP_CRC_4_1 0x3246
|
|
#define OX03C10_GRP_CRC_4_0 0x3247
|
|
#define OX03C10_GRP_CRC_5_3 0x3248
|
|
#define OX03C10_GRP_CRC_5_2 0x3249
|
|
#define OX03C10_GRP_CRC_5_1 0x324a
|
|
#define OX03C10_GRP_CRC_5_0 0x324b
|
|
#define OX03C10_FRONT_MAN_SIZE_H 0x324c
|
|
#define OX03C10_FRONT_MAN_SIZE_L 0x324d
|
|
#define OX03C10_END_MAN_SIZE_H 0x324e
|
|
#define OX03C10_END_MAN_SIZE_L 0x324f
|
|
#define OX03C10_PSV_CTRL_1 0x3400
|
|
#define OX03C10_PSV_CTRL_2 0x3401
|
|
#define OX03C10_PSV_CTRL_7 0x3406
|
|
#define OX03C10_PSV_CTRL_8 0x3407
|
|
#define OX03C10_PSV_CTRL_9 0x3408
|
|
#define OX03C10_PSV_CTRL_10 0x3409
|
|
#define OX03C10_PSV_CTRL_11 0x340a
|
|
#define OX03C10_PSV_CTRL_12 0x340c
|
|
#define OX03C10_PSV_CTRL_13 0x340d
|
|
#define OX03C10_PSV_CTRL_14 0x340e
|
|
#define OX03C10_PSV_CTRL_16 0x3416
|
|
#define OX03C10_PSV_CTRL_17 0x3417
|
|
#define OX03C10_PSV_CTRL_21 0x3420
|
|
#define OX03C10_PSV_CTRL_22 0x3421
|
|
#define OX03C10_PSV_CTRL_23 0x3422
|
|
#define OX03C10_PSV_CTRL_24 0x3423
|
|
#define OX03C10_PSV_CTRL_25 0x3424
|
|
#define OX03C10_PSV_CTRL_26 0x3425
|
|
#define OX03C10_PSV_CTRL_27 0x3426
|
|
#define OX03C10_PSV_CTRL_28 0x3427
|
|
#define OX03C10_PSV_CTRL_29 0x3428
|
|
#define OX03C10_PSV_CTRL_30 0x3429
|
|
#define OX03C10_PSV_CTRL_31 0x342a
|
|
#define OX03C10_PSV_CTRL_32 0x342b
|
|
#define OX03C10_PSV_CTRL_33 0x342c
|
|
#define OX03C10_PSV_CTRL_34 0x342d
|
|
#define OX03C10_PSV_CTRL_35 0x342e
|
|
#define OX03C10_PSV_CTRL_36 0x342f
|
|
#define OX03C10_AEC_HCG_CTRL_01 0x3501
|
|
#define OX03C10_AEC_HCG_CTRL_02 0x3502
|
|
#define OX03C10_AEC_HCG_CTRL_03 0x3503
|
|
#define OX03C10_AEC_HCG_CTRL_04 0x3504
|
|
#define OX03C10_AEC_HCG_CTRL_05 0x3505
|
|
#define OX03C10_AEC_HCG_CTRL_06 0x3506
|
|
#define OX03C10_AEC_HCG_CTRL_07 0x3507
|
|
#define OX03C10_AEC_HCG_CTRL_08 0x3508
|
|
#define OX03C10_AEC_HCG_CTRL_09 0x3509
|
|
#define OX03C10_AEC_HCG_CTRL_0A 0x350a
|
|
#define OX03C10_AEC_HCG_CTRL_0B 0x350b
|
|
#define OX03C10_AEC_HCG_CTRL_0C 0x350c
|
|
#define OX03C10_AEC_HCG_CTRL_0D 0x350d
|
|
#define OX03C10_AEC_HCG_CTRL_0E 0x350e
|
|
#define OX03C10_AEC_HCG_CTRL_0F 0x350f
|
|
#define OX03C10_AEC_HCG_CTRL_10 0x3510
|
|
#define OX03C10_AEC_HCG_CTRL_11 0x3511
|
|
#define OX03C10_AEC_HCG_CTRL_12 0x3512
|
|
#define OX03C10_AEC_HCG_CTRL_13 0x3513
|
|
#define OX03C10_AEC_HCG_CTRL_14 0x3514
|
|
#define OX03C10_AEC_HCG_CTRL_15 0x3515
|
|
#define OX03C10_AEC_HCG_CTRL_16 0x3516
|
|
#define OX03C10_AEC_HCG_CTRL_17 0x3517
|
|
#define OX03C10_AEC_HCG_CTRL_18 0x3518
|
|
#define OX03C10_AEC_HCG_CTRL_19 0x3519
|
|
#define OX03C10_AEC_HCG_CTRL_1A 0x351a
|
|
#define OX03C10_AEC_HCG_CTRL_1B 0x351b
|
|
#define OX03C10_AEC_HCG_CTRL_1C 0x351c
|
|
#define OX03C10_AEC_HCG_CTRL_1D 0x351d
|
|
#define OX03C10_AEC_HCG_CTRL_1E 0x351e
|
|
#define OX03C10_AEC_HCG_CTRL_1F 0x351f
|
|
#define OX03C10_AEC_HCG_CTRL_20 0x3520
|
|
#define OX03C10_AEC_HCG_CTRL_21 0x3521
|
|
#define OX03C10_AEC_HCG_CTRL_22 0x3522
|
|
#define OX03C10_AEC_SPD_CTRL_01 0x3541
|
|
#define OX03C10_AEC_SPD_CTRL_02 0x3542
|
|
#define OX03C10_AEC_SPD_CTRL_03 0x3543
|
|
#define OX03C10_AEC_SPD_CTRL_04 0x3544
|
|
#define OX03C10_AEC_SPD_CTRL_05 0x3545
|
|
#define OX03C10_AEC_SPD_CTRL_06 0x3546
|
|
#define OX03C10_AEC_SPD_CTRL_07 0x3547
|
|
#define OX03C10_AEC_SPD_CTRL_08 0x3548
|
|
#define OX03C10_AEC_SPD_CTRL_09 0x3549
|
|
#define OX03C10_AEC_SPD_CTRL_0A 0x354a
|
|
#define OX03C10_AEC_SPD_CTRL_0B 0x354b
|
|
#define OX03C10_AEC_SPD_CTRL_0C 0x354c
|
|
#define OX03C10_AEC_SPD_CTRL_0D 0x354d
|
|
#define OX03C10_AEC_SPD_CTRL_0E 0x354e
|
|
#define OX03C10_AEC_SPD_CTRL_0F 0x354f
|
|
#define OX03C10_AEC_SPD_CTRL_10 0x3550
|
|
#define OX03C10_AEC_SPD_CTRL_11 0x3551
|
|
#define OX03C10_AEC_SPD_CTRL_12 0x3552
|
|
#define OX03C10_AEC_SPD_CTRL_13 0x3553
|
|
#define OX03C10_AEC_SPD_CTRL_14 0x3554
|
|
#define OX03C10_AEC_SPD_CTRL_15 0x3555
|
|
#define OX03C10_AEC_SPD_CTRL_16 0x3556
|
|
#define OX03C10_AEC_SPD_CTRL_17 0x3557
|
|
#define OX03C10_AEC_SPD_CTRL_18 0x3558
|
|
#define OX03C10_AEC_SPD_CTRL_19 0x3559
|
|
#define OX03C10_AEC_SPD_CTRL_1A 0x355a
|
|
#define OX03C10_AEC_SPD_CTRL_1B 0x355b
|
|
#define OX03C10_AEC_SPD_CTRL_1C 0x355c
|
|
#define OX03C10_AEC_SPD_CTRL_1D 0x355d
|
|
#define OX03C10_AEC_SPD_CTRL_1E 0x355e
|
|
#define OX03C10_AEC_SPD_CTRL_1F 0x355f
|
|
#define OX03C10_AEC_SPD_CTRL_20 0x3560
|
|
#define OX03C10_AEC_SPD_CTRL_21 0x3561
|
|
#define OX03C10_AEC_SPD_CTRL_22 0x3562
|
|
#define OX03C10_AEC_LCG_CTRL_01 0x3581
|
|
#define OX03C10_AEC_LCG_CTRL_02 0x3582
|
|
#define OX03C10_AEC_LCG_CTRL_03 0x3583
|
|
#define OX03C10_AEC_LCG_CTRL_04 0x3584
|
|
#define OX03C10_AEC_LCG_CTRL_05 0x3585
|
|
#define OX03C10_AEC_LCG_CTRL_06 0x3586
|
|
#define OX03C10_AEC_LCG_CTRL_07 0x3587
|
|
#define OX03C10_AEC_LCG_CTRL_08 0x3588
|
|
#define OX03C10_AEC_LCG_CTRL_09 0x3589
|
|
#define OX03C10_AEC_LCG_CTRL_0A 0x358a
|
|
#define OX03C10_AEC_LCG_CTRL_0B 0x358b
|
|
#define OX03C10_AEC_LCG_CTRL_0C 0x358c
|
|
#define OX03C10_AEC_LCG_CTRL_0D 0x358d
|
|
#define OX03C10_AEC_LCG_CTRL_0E 0x358e
|
|
#define OX03C10_AEC_LCG_CTRL_0F 0x358f
|
|
#define OX03C10_AEC_LCG_CTRL_10 0x3590
|
|
#define OX03C10_AEC_LCG_CTRL_11 0x3591
|
|
#define OX03C10_AEC_LCG_CTRL_12 0x3592
|
|
#define OX03C10_AEC_LCG_CTRL_13 0x3593
|
|
#define OX03C10_AEC_LCG_CTRL_14 0x3594
|
|
#define OX03C10_AEC_LCG_CTRL_15 0x3595
|
|
#define OX03C10_AEC_LCG_CTRL_16 0x3596
|
|
#define OX03C10_AEC_LCG_CTRL_17 0x3597
|
|
#define OX03C10_AEC_LCG_CTRL_18 0x3598
|
|
#define OX03C10_AEC_LCG_CTRL_19 0x3599
|
|
#define OX03C10_AEC_LCG_CTRL_1A 0x359a
|
|
#define OX03C10_AEC_LCG_CTRL_1B 0x359b
|
|
#define OX03C10_AEC_LCG_CTRL_1C 0x359c
|
|
#define OX03C10_AEC_LCG_CTRL_1D 0x359d
|
|
#define OX03C10_AEC_LCG_CTRL_1E 0x359e
|
|
#define OX03C10_AEC_LCG_CTRL_1F 0x359f
|
|
#define OX03C10_AEC_LCG_CTRL_20 0x35a0
|
|
#define OX03C10_AEC_LCG_CTRL_21 0x35a1
|
|
#define OX03C10_AEC_LCG_CTRL_22 0x35a2
|
|
#define OX03C10_AEC_VS_CTRL_01 0x35c1
|
|
#define OX03C10_AEC_VS_CTRL_02 0x35c2
|
|
#define OX03C10_AEC_VS_CTRL_03 0x35c3
|
|
#define OX03C10_AEC_VS_CTRL_04 0x35c4
|
|
#define OX03C10_AEC_VS_CTRL_05 0x35c5
|
|
#define OX03C10_AEC_VS_CTRL_06 0x35c6
|
|
#define OX03C10_AEC_VS_CTRL_07 0x35c7
|
|
#define OX03C10_AEC_VS_CTRL_08 0x35c8
|
|
#define OX03C10_AEC_VS_CTRL_09 0x35c9
|
|
#define OX03C10_AEC_VS_CTRL_0A 0x35ca
|
|
#define OX03C10_AEC_VS_CTRL_0B 0x35cb
|
|
#define OX03C10_AEC_VS_CTRL_0C 0x35cc
|
|
#define OX03C10_AEC_VS_CTRL_0D 0x35cd
|
|
#define OX03C10_AEC_VS_CTRL_0E 0x35ce
|
|
#define OX03C10_AEC_VS_CTRL_0F 0x35cf
|
|
#define OX03C10_AEC_VS_CTRL_10 0x35d0
|
|
#define OX03C10_AEC_VS_CTRL_11 0x35d1
|
|
#define OX03C10_AEC_VS_CTRL_12 0x35d2
|
|
#define OX03C10_AEC_VS_CTRL_13 0x35d3
|
|
#define OX03C10_AEC_VS_CTRL_14 0x35d4
|
|
#define OX03C10_AEC_VS_CTRL_15 0x35d5
|
|
#define OX03C10_AEC_VS_CTRL_16 0x35d6
|
|
#define OX03C10_AEC_VS_CTRL_17 0x35d7
|
|
#define OX03C10_AEC_VS_CTRL_18 0x35d8
|
|
#define OX03C10_AEC_VS_CTRL_19 0x35d9
|
|
#define OX03C10_AEC_VS_CTRL_1A 0x35da
|
|
#define OX03C10_AEC_VS_CTRL_1B 0x35db
|
|
#define OX03C10_AEC_VS_CTRL_1C 0x35dc
|
|
#define OX03C10_AEC_VS_CTRL_1D 0x35dd
|
|
#define OX03C10_AEC_VS_CTRL_1E 0x35de
|
|
#define OX03C10_AEC_VS_CTRL_1F 0x35df
|
|
#define OX03C10_AEC_VS_CTRL_20 0x35e0
|
|
#define OX03C10_AEC_VS_CTRL_21 0x35e1
|
|
#define OX03C10_AEC_VS_CTRL_22 0x35e2
|
|
#define OX03C10_X_ADDR_START_INT_H 0x3800
|
|
#define OX03C10_X_ADDR_START_INT_L 0x3801
|
|
#define OX03C10_Y_ADDR_START_INT_H 0x3802
|
|
#define OX03C10_Y_ADDR_START_INT_L 0x3803
|
|
#define OX03C10_X_ADDR_END_INT_H 0x3804
|
|
#define OX03C10_X_ADDR_END_INT_L 0x3805
|
|
#define OX03C10_Y_ADDR_END_INT_H 0x3806
|
|
#define OX03C10_Y_ADDR_END_INT_L 0x3807
|
|
#define OX03C10_X_OUTPUT_SIZE_INT_H 0x3808
|
|
#define OX03C10_X_OUTPUT_SIZE_INT_L 0x3809
|
|
#define OX03C10_Y_OUTPUT_SIZE_INT_H 0x380a
|
|
#define OX03C10_Y_OUTPUT_SIZE_INT_L 0x380b
|
|
#define OX03C10_HTS_DCG_H 0x380c
|
|
#define OX03C10_HTS_DCG_L 0x380d
|
|
#define OX03C10_VTS_H 0x380e
|
|
#define OX03C10_VTS_L 0x380f
|
|
#define OX03C10_ISP_X_WIN_INT_H 0x3810
|
|
#define OX03C10_ISP_X_WIN_INT_L 0x3811
|
|
#define OX03C10_ISP_Y_WIN_INT_H 0x3812
|
|
#define OX03C10_ISP_Y_WIN_INT_L 0x3813
|
|
#define OX03C10_INC_INT3 0x3814
|
|
#define OX03C10_INC_INT2 0x3815
|
|
#define OX03C10_INC_INT1 0x3816
|
|
#define OX03C10_INC_INT0 0x3817
|
|
#define OX03C10_VSYNC_RISE_CCNT_H 0x3818
|
|
#define OX03C10_VSYNC_RISE_CCNT_L 0x3819
|
|
#define OX03C10_VSYNC_RISE_RCNT_H 0x381a
|
|
#define OX03C10_VSYNC_RISE_RCNT_L 0x381b
|
|
#define OX03C10_TIMING_CTRL_REG_1C 0x381c
|
|
#define OX03C10_TIMING_CTRL_REG_1D 0x381d
|
|
#define OX03C10_Y_INC_ISP_0 0x381e
|
|
#define OX03C10_Y_INC_ISP_1 0x381f
|
|
#define OX03C10_TIMING_CTRL_REG_20 0x3820
|
|
#define OX03C10_READ_MODE 0x3821
|
|
#define OX03C10_TIMING_CTRL_REG_22 0x3822
|
|
#define OX03C10_TIMING_CTRL_REG_23 0x3823
|
|
#define OX03C10_TC_CS_INIT_H 0x3824
|
|
#define OX03C10_TC_CS_INIT_L 0x3825
|
|
#define OX03C10_TC_R_INIT_MAN_H 0x3826
|
|
#define OX03C10_TC_R_INIT_MAN_L 0x3827
|
|
#define OX03C10_TIMING_CTRL_REG_28 0x3828
|
|
#define OX03C10_TC_R_INT_ADJ 0x382a
|
|
#define OX03C10_FVTS_H 0x382b
|
|
#define OX03C10_FVTS_L 0x382c
|
|
#define OX03C10_VTS_INC 0x382d
|
|
#define OX03C10_TC_R_H 0x3830
|
|
#define OX03C10_TC_R_HCG 0x3831
|
|
#define OX03C10_VSYNC_WIDTH 0x3832
|
|
#define OX03C10_TIMING_CTRL_REG_33 0x3833
|
|
#define OX03C10_TIMING_CTRL_REG_34 0x3834
|
|
#define OX03C10_THRESHOLD_VTS_SUB_H 0x3836
|
|
#define OX03C10_THRESHOLD_VTS_SUB_L 0x3837
|
|
#define OX03C10_AUTO_SIZE_CTRL 0x383d
|
|
#define OX03C10_TIMING_CTRL_REG_3E 0x383e
|
|
#define OX03C10_TIMING_CTRL_REG_42 0x3842
|
|
#define OX03C10_M_SOF_R_CNT_H 0x3845
|
|
#define OX03C10_M_SOF_R_CNT_L 0x3846
|
|
#define OX03C10_M_EOF_R_CNT_H 0x3847
|
|
#define OX03C10_M_EOF_R_CNT_L 0x3848
|
|
#define OX03C10_M_CS_CNT_H 0x3849
|
|
#define OX03C10_M_CS_CNT_L 0x384a
|
|
#define OX03C10_HTS_SPD_H 0x384c
|
|
#define OX03C10_HTS_SPD_L 0x384d
|
|
#define OX03C10_L_CS_CNT_H 0x384e
|
|
#define OX03C10_L_CS_CNT_L 0x384f
|
|
#define OX03C10_DUMMY_SOF_R_CNT_H 0x3850
|
|
#define OX03C10_DUMMY_SOF_R_CNT_L 0x3851
|
|
#define OX03C10_DUMMY_EOF_R_CNT_H 0x3852
|
|
#define OX03C10_DUMMY_EOF_R_CNT_L 0x3853
|
|
#define OX03C10_S_SOF_R_CNT_H 0x3854
|
|
#define OX03C10_S_SOF_R_CNT_L 0x3855
|
|
#define OX03C10_S_EOF_R_CNT_H 0x3856
|
|
#define OX03C10_S_EOF_R_CNT_L 0x3857
|
|
#define OX03C10_TIMING_CTRL_REG_58 0x3858
|
|
#define OX03C10_L_SOF_R_CNT_H 0x3859
|
|
#define OX03C10_L_SOF_R_CNT_L 0x385a
|
|
#define OX03C10_L_EOF_R_CNT_H 0x385b
|
|
#define OX03C10_L_EOF_R_CNT_L 0x385c
|
|
#define OX03C10_VS_SOF_R_CNT_H 0x385d
|
|
#define OX03C10_VS_SOF_R_CNT_L 0x385e
|
|
#define OX03C10_VS_EOF_R_CNT_H 0x385f
|
|
#define OX03C10_VS_EOF_R_CNT_L 0x3860
|
|
#define OX03C10_S_CS_CNT_H 0x3861
|
|
#define OX03C10_S_CS_CNT_L 0x3862
|
|
#define OX03C10_VS_CS_CNT_H 0x3863
|
|
#define OX03C10_VS_CS_CNT_L 0x3864
|
|
#define OX03C10_DUMMY_CS_CNT_H 0x3865
|
|
#define OX03C10_DUMMY_CS_CNT_L 0x3866
|
|
#define OX03C10_TIMING_CTRL_REG_67 0x3867
|
|
#define OX03C10_TC_R_VS_LAT_H 0x386c
|
|
#define OX03C10_TC_R_VS_LAT_L 0x386d
|
|
#define OX03C10_TOTAL_HTS_H 0x386e
|
|
#define OX03C10_TOTAL_HTS_L 0x386f
|
|
#define OX03C10_TC_R_HCGAT_H 0x3871
|
|
#define OX03C10_TC_R_HCGAT_L 0x3872
|
|
#define OX03C10_TC_R_SPD_LAT_H 0x3873
|
|
#define OX03C10_TC_R_SPD_LAT_L 0x3874
|
|
#define OX03C10_VTS_ADJ_DIR 0x3880
|
|
#define OX03C10_TIMING_CTRL_REG_81 0x3881
|
|
#define OX03C10_SYNC_ROW_CNT_ADJ_H 0x3882
|
|
#define OX03C10_SYNC_ROW_CNT_ADJ_L 0x3883
|
|
#define OX03C10_HTS_VS_H 0x388c
|
|
#define OX03C10_HTS_VS_L 0x388d
|
|
#define OX03C10_SYNC_CS_CNT 0x388e
|
|
#define OX03C10_SYNC_CS_CNT_8F 0x388f
|
|
#define OX03C10_FSYNC_CS_THRESHOLD 0x3890
|
|
#define OX03C10_FSYNC_CS_THRESHOLD_91 0x3891
|
|
#define OX03C10_TIMING_CTRL_REG_92 0x3892
|
|
#define OX03C10_REAL_HTS_H 0x3894
|
|
#define OX03C10_REAL_HTS_L 0x3895
|
|
#define OX03C10_REAL_VTS_H 0x3896
|
|
#define OX03C10_REAL_VTS_L 0x3897
|
|
#define OX03C10_APC_CALC_RANGE_H_H 0x3b40
|
|
#define OX03C10_APC_CALC_RANGE_H_L 0x3b41
|
|
#define OX03C10_APC_CALC_RANGE_L_H 0x3b42
|
|
#define OX03C10_APC_CALC_RANGE_L_L 0x3b43
|
|
#define OX03C10_APC_CHECK_MARGIN_H_H 0x3b44
|
|
#define OX03C10_APC_CHECK_MARGIN_H_L 0x3b45
|
|
#define OX03C10_APC_CHECK_MARGIN_L_H 0x3b46
|
|
#define OX03C10_APC_CHECK_MARGIN_L_L 0x3b47
|
|
#define OX03C10_APC_LVL_SIG_0 0x3b48
|
|
#define OX03C10_APC_LVL_SIG_1 0x3b49
|
|
#define OX03C10_APC_LVL_SIG_2 0x3b4a
|
|
#define OX03C10_APC_LVL_SIG_3_AND_SEL 0x3b4b
|
|
#define OX03C10_APC_FAULT_MASK_H 0x3b4c
|
|
#define OX03C10_APC_FAULT_MASK_L 0x3b4d
|
|
#define OX03C10_APC_FAULT_LIVE_H 0x3b4e
|
|
#define OX03C10_APC_FAULT_LIVE_L 0x3b4f
|
|
#define OX03C10_APC_FAULT_LATCHED_H 0x3b50
|
|
#define OX03C10_APC_FAULT_LATCHED_L 0x3b51
|
|
#define OX03C10_APC_ERROR_COUNT_0_LIVE 0x3b52
|
|
#define OX03C10_APC_ERROR_COUNT_1_LIVE 0x3b53
|
|
#define OX03C10_APC_AVG_L0_LIVE_H 0x3b54
|
|
#define OX03C10_APC_AVG_L0_LIVE_L 0x3b55
|
|
#define OX03C10_APC_AVG_M1_LIVE_H 0x3b56
|
|
#define OX03C10_APC_AVG_M1_LIVE_L 0x3b57
|
|
#define OX03C10_APC_AVG_VS1_LIVE_H 0x3b58
|
|
#define OX03C10_APC_AVG_VS1_LIVE_L 0x3b59
|
|
#define OX03C10_APC_ERROR_COUNT_0_LATCHED 0x3b5a
|
|
#define OX03C10_APC_ERROR_COUNT_1_LATCHED 0x3b5b
|
|
#define OX03C10_APC_AVG_L0_LATCHED_H 0x3b5c
|
|
#define OX03C10_APC_AVG_L0_LATCHED_L 0x3b5d
|
|
#define OX03C10_APC_AVG_M1_LATCHED_H 0x3b5e
|
|
#define OX03C10_APC_AVG_M1_LATCHED_L 0x3b5f
|
|
#define OX03C10_APC_AVG_VS1_LATCHED_H 0x3b60
|
|
#define OX03C10_APC_AVG_VS1_LATCHED_L 0x3b61
|
|
#define OX03C10_PIXASIL_ROI_FAILED_NR_TH_H1 0x3b80
|
|
#define OX03C10_PIXASIL_ROI_FAILED_NR_TH_H2 0x3b81
|
|
#define OX03C10_PIXASIL_ROI_FAILED_NR_TH_L 0x3b82
|
|
#define OX03C10_PIXASIL_FRAME_FAILED_NR_TH_H1 0x3b83
|
|
#define OX03C10_PIXASIL_FRAME_FAILED_NR_TH_H2 0x3b84
|
|
#define OX03C10_PIXASIL_FRAME_FAILED_NR_TH_L 0x3b85
|
|
#define OX03C10_A_PIXASIL_ROI_Y_H 0x3b86
|
|
#define OX03C10_A_PIXASIL_ROI_Y_L 0x3b87
|
|
#define OX03C10_A_PIXASIL_ROI_X_H 0x3b88
|
|
#define OX03C10_A_PIXASIL_ROI_X_L 0x3b89
|
|
#define OX03C10_A_PIXASIL_ROI_Y_SIZE_H 0x3b8a
|
|
#define OX03C10_A_PIXASIL_ROI_Y_SIZE_L 0x3b8b
|
|
#define OX03C10_A_PIXASIL_ROI_X_SIZE_H 0x3b8c
|
|
#define OX03C10_A_PIXASIL_ROI_X_SIZE_L 0x3b8d
|
|
#define OX03C10_B_PIXASIL_ROI_Y_H 0x3b8e
|
|
#define OX03C10_B_PIXASIL_ROI_Y_L 0x3b8f
|
|
#define OX03C10_B_PIXASIL_ROI_X_H 0x3b90
|
|
#define OX03C10_B_PIXASIL_ROI_X_L 0x3b91
|
|
#define OX03C10_B_PIXASIL_ROI_Y_SIZE_H 0x3b92
|
|
#define OX03C10_B_PIXASIL_ROI_Y_SIZE_L 0x3b93
|
|
#define OX03C10_B_PIXASIL_ROI_X_SIZE_H 0x3b94
|
|
#define OX03C10_B_PIXASIL_ROI_X_SIZE_L 0x3b95
|
|
#define OX03C10_PIXASIL_FAIL_FLAG_STATUS 0x3b96
|
|
#define OX03C10_TOTAL_ROI_PIXASIL_FAULTS_H1 0x3b97
|
|
#define OX03C10_TOTAL_ROI_PIXASIL_FAULTS_H2 0x3b98
|
|
#define OX03C10_TOTAL_ROI_PIXASIL_FAULTS_L 0x3b99
|
|
#define OX03C10_TOTAL_FRAME_PIXASIL_FAULTS_H1 0x3b9a
|
|
#define OX03C10_TOTAL_FRAME_PIXASIL_FAULTS_H2 0x3b9b
|
|
#define OX03C10_TOTAL_FRAME_PIXASIL_FAULTS_L 0x3b9c
|
|
#define OX03C10_PIXASIL_STATUS 0x3b9d
|
|
#define OX03C10_PIXASIL_FAULT_MASK 0x3b9e
|
|
#define OX03C10_PIXASIL_FAULT_LATCH 0x3b9f
|
|
#define OX03C10_OTP_PGEN 0x3d80
|
|
#define OX03C10_OTP_LOAD 0x3d81
|
|
#define OX03C10_OTP_PGM_CTR 0x3d82
|
|
#define OX03C10_OTP_REG83 0x3d83
|
|
#define OX03C10_OTP_MODE 0x3d84
|
|
#define OX03C10_OTP_BIST_AUTOLOAD_CTRL 0x3d85
|
|
#define OX03C10_OTP_WAIT 0x3d87
|
|
#define OX03C10_OTP_ADR_STT_PT_H 0x3d88
|
|
#define OX03C10_OTP_ADR_STT_PT_L 0x3d89
|
|
#define OX03C10_OTP_ADDR_END_PT_H 0x3d8a
|
|
#define OX03C10_OTP_ADR_END_PT_L 0x3d8b
|
|
#define OX03C10_OTP_SET_ADDR_STT_PT_H 0x3d8c
|
|
#define OX03C10_OTP_SET_ADDR_STT_PT_L 0x3d8d
|
|
#define OX03C10_OTP_BIST_ERR_ADR_H 0x3d8e
|
|
#define OX03C10_OTP_BIST_ERR_ADR_L 0x3d8f
|
|
#define OX03C10_OTP_ADR_BASE_H 0x3d90
|
|
#define OX03C10_OTP_ADR_BASE_L 0x3d91
|
|
#define OX03C10_OTP_PGEN_92 0x3d92
|
|
#define OX03C10_OTP_VDDQ 0x3d93
|
|
#define OX03C10_OTP_STROBE_GAP_PGM 0x3d94
|
|
#define OX03C10_OTP_STROBE_GAP_LOAD 0x3d95
|
|
#define OX03C10_OTP_CRC_CTR 0x3d96
|
|
#define OX03C10_OTP_CRC_STT_ADR0_H 0x3d97
|
|
#define OX03C10_OTP_CRC_STT_ADR0_L 0x3d98
|
|
#define OX03C10_OTP_CRC_END_ADR0_H 0x3d99
|
|
#define OX03C10_OTP_CRC_END_ADR0_L 0x3d9a
|
|
#define OX03C10_OTP_CRC_STT_ADR1_H 0x3d9b
|
|
#define OX03C10_OTP_CRC_STT_ADR1_L 0x3d9c
|
|
#define OX03C10_OTP_CRC_END_ADR1_H 0x3d9d
|
|
#define OX03C10_OTP_CRC_END_ADR1_L 0x3d9e
|
|
#define OX03C10_OTP_CRC_STT_ADR2_H 0x3d9f
|
|
#define OX03C10_OTP_CRC_STT_ADR2_L 0x3da0
|
|
#define OX03C10_OTP_CRC_END_ADR2_H 0x3da1
|
|
#define OX03C10_OTP_CRC_END_ADR2_L 0x3da2
|
|
#define OX03C10_OTP_CRC_ADR_ERR 0x3da3
|
|
#define OX03C10_OTP_SLOPE_CTR 0x3da4
|
|
#define OX03C10_OTP_SRAM_T0 0x3da5
|
|
#define OX03C10_OTP_SRAM_T1 0x3da6
|
|
#define OX03C10_OTP_FAULT_MASKED 0x3da7
|
|
#define OX03C10_OTP_FAULT_STATUS 0x3da8
|
|
#define OX03C10_OTP_WD_INJECT_FAULT 0x3da9
|
|
#define OX03C10_BLC_CTRL_0 0x4000
|
|
#define OX03C10_BLC_CTRL_1 0x4001
|
|
#define OX03C10_HWIN_OFF_H 0x4002
|
|
#define OX03C10_HWIN_OFF_L 0x4003
|
|
#define OX03C10_HWIN_PAD_H 0x4004
|
|
#define OX03C10_HWIN_PAD_L 0x4005
|
|
#define OX03C10_HSIZE_MAN_H 0x4006
|
|
#define OX03C10_HSIZE_MAN_L 0x4007
|
|
#define OX03C10_ZL_START 0x4008
|
|
#define OX03C10_ZL_END 0x4009
|
|
#define OX03C10_ZERO_LN_NUM 0x400a
|
|
#define OX03C10_BL_START 0x400b
|
|
#define OX03C10_BL_END 0x400c
|
|
#define OX03C10_BLK_LN_NUM 0x400d
|
|
#define OX03C10_OFF_LIM_TH_L_H 0x400e
|
|
#define OX03C10_OFF_LIM_TH_L_L 0x400f
|
|
#define OX03C10_REG_BLC_28 0x4010
|
|
#define OX03C10_THRES_DELTA_CUTOFF 0x4011
|
|
#define OX03C10_THRES_DELTA 0x4012
|
|
#define OX03C10_THRES_HCGINE 0x4013
|
|
#define OX03C10_THRES_LCGAN_H 0x4014
|
|
#define OX03C10_THRES_LCGAN_L 0x4015
|
|
#define OX03C10_MF_TH 0x4016
|
|
#define OX03C10_CCHS_CTRL 0x4017
|
|
#define OX03C10_BLC_CTRL_3 0x4018
|
|
#define OX03C10_BLC_CRTL_4 0x4019
|
|
#define OX03C10_RST_TRIG_FN 0x401a
|
|
#define OX03C10_FMT_TRIG_FN 0x401b
|
|
#define OX03C10_GAIN_TRIG_FN 0x401c
|
|
#define OX03C10_OFF_TRIG_FN 0x401d
|
|
#define OX03C10_OFF_TRIG_TH_H 0x401e
|
|
#define OX03C10_OFF_TRIG_TH_L 0x401f
|
|
#define OX03C10_BLC_CTRL_5 0x4020
|
|
#define OX03C10_BLC_CTRL_6 0x4021
|
|
#define OX03C10_OFF_AVG_WEIGHT_A 0x4022
|
|
#define OX03C10_OFF_AVG_WEIGHT_B 0x4023
|
|
#define OX03C10_RND_GAIN_TH_H 0x4024
|
|
#define OX03C10_RND_GAIN_TH_L 0x4025
|
|
#define OX03C10_BLK_LVL_TARGET_HCG_H 0x4026
|
|
#define OX03C10_BLK_LVL_TARGET_HCG_L 0x4027
|
|
#define OX03C10_BLK_LVL_TARGET_LCG_H 0x4028
|
|
#define OX03C10_BLK_LVL_TARGET_LCG_L 0x4029
|
|
#define OX03C10_BLK_LVL_TARGET_SPD_H 0x402a
|
|
#define OX03C10_BLK_LVL_TARGET_SPD_L 0x402b
|
|
#define OX03C10_BLK_LVL_TARGET_VS_H 0x402c
|
|
#define OX03C10_BLK_LVL_TARGET_VS_L 0x402d
|
|
#define OX03C10_D_VALUE_B_L 0x402e
|
|
#define OX03C10_D_VALUE_CB_HCG 0x402f
|
|
#define OX03C10_D_VALUE_CR_HCG 0x4030
|
|
#define OX03C10_D_VALUE_R_HCG 0x4031
|
|
#define OX03C10_D_VALUE_B_SPD 0x4032
|
|
#define OX03C10_D_VALUE_CB_SPD 0x4033
|
|
#define OX03C10_D_VALUE_CR_SPD 0x4034
|
|
#define OX03C10_D_VALUE_R_SPD 0x4035
|
|
#define OX03C10_D_VALUE_B_LCG 0x4036
|
|
#define OX03C10_D_VALUE_CB_LCG 0x4037
|
|
#define OX03C10_D_VALUE_CR_LCG 0x4038
|
|
#define OX03C10_D_VALUE_R_LCG 0x4039
|
|
#define OX03C10_D_VALUE_B_VS 0x403a
|
|
#define OX03C10_D_VALUE_CB_VS 0x403b
|
|
#define OX03C10_D_VALUE_CR_VS 0x403c
|
|
#define OX03C10_D_VALUE_R_VS 0x403d
|
|
#define OX03C10_KCOEF_B_HCGH 0x403e
|
|
#define OX03C10_KCOEF_B_HCGL 0x403f
|
|
#define OX03C10_KCOEF_CB_HCG_H 0x4040
|
|
#define OX03C10_KCOEF_CB_HCG_L 0x4041
|
|
#define OX03C10_KCOEF_CR_HCG_H 0x4042
|
|
#define OX03C10_KCOEF_CR_HCG_L 0x4043
|
|
#define OX03C10_KCOEF_R_HCG_H 0x4044
|
|
#define OX03C10_KCOEF_R_HCG_L 0x4045
|
|
#define OX03C10_KCOEF_B_SPD_H 0x4046
|
|
#define OX03C10_KCOEF_B_SPD_L 0x4047
|
|
#define OX03C10_KCOEF_CB_SPD_H 0x4048
|
|
#define OX03C10_KCOEF_CB_SPD_L 0x4049
|
|
#define OX03C10_KCOEF_CR_SPD_H 0x404a
|
|
#define OX03C10_KCOEF_CR_SPD_L 0x404b
|
|
#define OX03C10_KCOEF_R_SPD_H 0x404c
|
|
#define OX03C10_KCOEF_R_SPD_L 0x404d
|
|
#define OX03C10_KCOEF_B_LCG_H 0x404e
|
|
#define OX03C10_KCOEF_B_LCG_L 0x404f
|
|
#define OX03C10_KCOEF_CB_LCG_H 0x4050
|
|
#define OX03C10_KCOEF_CB_LCG_L 0x4051
|
|
#define OX03C10_KCOEF_CR_LCG_H 0x4052
|
|
#define OX03C10_KCOEF_CR_LCG_L 0x4053
|
|
#define OX03C10_KCOEF_R_LCG_H 0x4054
|
|
#define OX03C10_KCOEF_R_LCG_L 0x4055
|
|
#define OX03C10_KCOEF_B_VS_H 0x4056
|
|
#define OX03C10_KCOEF_B_VS_L 0x4057
|
|
#define OX03C10_KCOEF_CB_VS_H 0x4058
|
|
#define OX03C10_KCOEF_CB_VS_L 0x4059
|
|
#define OX03C10_KCOEF_CR_VS_H 0x405a
|
|
#define OX03C10_KCOEF_CR_VS_L 0x405b
|
|
#define OX03C10_KCOEF_R_VS_H 0x405c
|
|
#define OX03C10_KCOEF_R_VS_L 0x405d
|
|
#define OX03C10_OFF_MAN_B_HCGH 0x405e
|
|
#define OX03C10_OFF_MAN_B_HCGL 0x405f
|
|
#define OX03C10_OFF_MAN_CB_HCG_H 0x4060
|
|
#define OX03C10_OFF_MAN_CB_HCG_L 0x4061
|
|
#define OX03C10_OFF_MAN_CR_HCG_H 0x4062
|
|
#define OX03C10_OFF_MAN_CR_HCG_L 0x4063
|
|
#define OX03C10_OFF_MAN_R_HCG_H 0x4064
|
|
#define OX03C10_OFF_MAN_R_HCG_L 0x4065
|
|
#define OX03C10_OFF_MAN_B_LCG_H 0x4066
|
|
#define OX03C10_OFF_MAN_B_LCG_L 0x4067
|
|
#define OX03C10_OFF_MAN_CB_LCG_H 0x4068
|
|
#define OX03C10_OFF_MAN_CB_LCG_L 0x4069
|
|
#define OX03C10_OFF_MAN_CR_LCG_H 0x406a
|
|
#define OX03C10_OFF_MAN_CR_LCG_L 0x406b
|
|
#define OX03C10_OFF_MAN_R_LCG_H 0x406c
|
|
#define OX03C10_OFF_MAN_R_LCG_L 0x406d
|
|
#define OX03C10_OFF_MAN_B_SPD_H 0x406e
|
|
#define OX03C10_OFF_MAN_B_SPD_L 0x406f
|
|
#define OX03C10_OFF_MAN_CB_SPD_H 0x4070
|
|
#define OX03C10_OFF_MAN_CB_SPD_L 0x4071
|
|
#define OX03C10_OFF_MAN_CR_SPD_H 0x4072
|
|
#define OX03C10_OFF_MAN_CR_SPD_L 0x4073
|
|
#define OX03C10_OFF_MAN_R_SPD_H 0x4074
|
|
#define OX03C10_OFF_MAN_R_SPD_L 0x4075
|
|
#define OX03C10_OFF_MAN_B_VS_H 0x4076
|
|
#define OX03C10_OFF_MAN_B_VS_L 0x4077
|
|
#define OX03C10_OFF_MAN_CB_VS_H 0x4078
|
|
#define OX03C10_OFF_MAN_CB_VS_L 0x4079
|
|
#define OX03C10_OFF_MAN_CR_VS_H 0x407a
|
|
#define OX03C10_OFF_MAN_CR_VS_L 0x407b
|
|
#define OX03C10_OFF_MAN_R_VS_H 0x407c
|
|
#define OX03C10_OFF_MAN_R_VS_L 0x407d
|
|
#define OX03C10_FAULT_MASK_H 0x407e
|
|
#define OX03C10_FAULT_MASK_L 0x407f
|
|
#define OX03C10_DIFF_THRES_H 0x4080
|
|
#define OX03C10_DIFF_THRES_HCG 0x4081
|
|
#define OX03C10_OFF_LIM_TH_M_H 0x4082
|
|
#define OX03C10_OFF_LIM_TH_M_L 0x4083
|
|
#define OX03C10_OFF_LIM_TH_S_H 0x4084
|
|
#define OX03C10_OFF_LIM_TH_S_L 0x4085
|
|
#define OX03C10_OFF_LIM_TH_VS_H 0x4086
|
|
#define OX03C10_OFF_LIM_TH_VS_L 0x4087
|
|
#define OX03C10_BLC_OFFSET_B_HCGH 0x4088
|
|
#define OX03C10_BLC_OFFSET_B_HCGL 0x4089
|
|
#define OX03C10_BLC_OFFSET_CB_HCG_H 0x408a
|
|
#define OX03C10_BLC_OFFSET_CB_HCG_L 0x408b
|
|
#define OX03C10_BLC_OFFSET_CR_HCG_H 0x408c
|
|
#define OX03C10_BLC_OFFSET_CR_HCG_L 0x408e
|
|
#define OX03C10_BLC_OFFSET_R_HCG_H 0x408f
|
|
#define OX03C10_BLC_OFFSET_R_HCG_L 0x4090
|
|
#define OX03C10_BLC_OFFSET_B_LCG_H 0x4091
|
|
#define OX03C10_BLC_OFFSET_B_LCG_L 0x4092
|
|
#define OX03C10_BLC_OFFSET_CB_LCG_H 0x4093
|
|
#define OX03C10_BLC_OFFSET_CB_LCG_L 0x4094
|
|
#define OX03C10_BLC_OFFSET_CR_LCG_H 0x4095
|
|
#define OX03C10_BLC_OFFSET_CR_LCG_L 0x4096
|
|
#define OX03C10_BLC_OFFSET_R_LCG_H 0x4097
|
|
#define OX03C10_BLC_OFFSET_R_LCG_L 0x4098
|
|
#define OX03C10_BLC_OFFSET_B_SPD_H 0x4099
|
|
#define OX03C10_BLC_OFFSET_B_SPD_L 0x409a
|
|
#define OX03C10_BLC_OFFSET_CB_SPD_H 0x409b
|
|
#define OX03C10_BLC_OFFSET_CB_SPD_L 0x409c
|
|
#define OX03C10_BLC_OFFSET_CR_SPD_H 0x409d
|
|
#define OX03C10_BLC_OFFSET_CR_SPD_L 0x409e
|
|
#define OX03C10_BLC_OFFSET_R_SPD_H 0x409f
|
|
#define OX03C10_BLC_OFFSET_R_SPD_L 0x40a0
|
|
#define OX03C10_BLC_OFFSET_B_VS_H 0x40a1
|
|
#define OX03C10_BLC_OFFSET_B_VS_L 0x40a2
|
|
#define OX03C10_BLC_OFFSET_CB_VS_H 0x40a3
|
|
#define OX03C10_BLC_OFFSET_CB_VS_L 0x40a4
|
|
#define OX03C10_BLC_OFFSET_CR_VS_H 0x40a5
|
|
#define OX03C10_BLC_OFFSET_CR_VS_L 0x40a6
|
|
#define OX03C10_BLC_OFFSET_R_VS_H 0x40a7
|
|
#define OX03C10_BLC_OFFSET_R_VS_L 0x40a8
|
|
#define OX03C10_COMP_DC_B_HCGH 0x40a9
|
|
#define OX03C10_COMP_DC_B_HCGL 0x40aa
|
|
#define OX03C10_COMP_DC_CB_HCG_H 0x40ab
|
|
#define OX03C10_COMP_DC_CB_HCG_L 0x40ac
|
|
#define OX03C10_COMP_DC_CR_HCG_H 0x40ad
|
|
#define OX03C10_COMP_DC_CR_HCG_L 0x40ae
|
|
#define OX03C10_COMP_DC_R_HCG_H 0x40af
|
|
#define OX03C10_COMP_DC_R_HCG_L 0x40b0
|
|
#define OX03C10_COMP_DC_B_LCG_H 0x40b1
|
|
#define OX03C10_COMP_DC_B_LCG_L 0x40b2
|
|
#define OX03C10_COMP_DC_CB_LCG_H 0x40b3
|
|
#define OX03C10_COMP_DC_CB_LCG_L 0x40b4
|
|
#define OX03C10_COMP_DC_CR_LCG_H 0x40b5
|
|
#define OX03C10_COMP_DC_CR_LCG_L 0x40b6
|
|
#define OX03C10_COMP_DC_R_LCG_H 0x40b7
|
|
#define OX03C10_COMP_DC_R_LCG_L 0x40b8
|
|
#define OX03C10_COMP_DC_B_SPD_H 0x40b9
|
|
#define OX03C10_COMP_DC_B_SPD_L 0x40ba
|
|
#define OX03C10_COMP_DC_CB_SPD_H 0x40bb
|
|
#define OX03C10_COMP_DC_CB_SPD_L 0x40bc
|
|
#define OX03C10_COMP_DC_CR_SPD_H 0x40bd
|
|
#define OX03C10_COMP_DC_CR_SPD_L 0x40be
|
|
#define OX03C10_COMP_DC_R_SPD_H 0x40bf
|
|
#define OX03C10_COMP_DC_R_SPD_L 0x40c0
|
|
#define OX03C10_COMP_DC_B_VS_H 0x40c1
|
|
#define OX03C10_COMP_DC_B_VS_L 0x40c2
|
|
#define OX03C10_COMP_DC_CB_VS_H 0x40c3
|
|
#define OX03C10_COMP_DC_CB_VS_L 0x40c4
|
|
#define OX03C10_COMP_DC_CR_VS_H 0x40c5
|
|
#define OX03C10_COMP_DC_CR_VS_L 0x40c6
|
|
#define OX03C10_COMP_DC_R_VS_H 0x40c7
|
|
#define OX03C10_COMP_DC_R_VS_L 0x40c8
|
|
#define OX03C10_THRES_HCG_H 0x40c9
|
|
#define OX03C10_THRES_HCG_L 0x40ca
|
|
#define OX03C10_THRES_LCG_H 0x40cb
|
|
#define OX03C10_THRES_LCG_L 0x40cc
|
|
#define OX03C10_THRES_SPD_H 0x40cd
|
|
#define OX03C10_THRES_SPD_L 0x40ce
|
|
#define OX03C10_THRES_VS_H 0x40cf
|
|
#define OX03C10_THRES_VS_L 0x40d0
|
|
#define OX03C10_ZB_OFFSET_HCG_H 0x40d1
|
|
#define OX03C10_ZB_OFFSET_HCG_L 0x40d2
|
|
#define OX03C10_ZB_OFFSET_LCG_H 0x40d3
|
|
#define OX03C10_ZB_OFFSET_LCG_L 0x40d4
|
|
#define OX03C10_ZB_OFFSET_SPD_H 0x40d5
|
|
#define OX03C10_ZB_OFFSET_SPD_L 0x40d6
|
|
#define OX03C10_ZB_OFFSET_VS_H 0x40d7
|
|
#define OX03C10_ZB_OFFSET_VS_L 0x40d8
|
|
#define OX03C10_FAULT_PIPE_0_H 0x40d9
|
|
#define OX03C10_FAULT_PIPE_0_L 0x40da
|
|
#define OX03C10_FAULT_PIPE_1_H 0x40db
|
|
#define OX03C10_FAULT_PIPE_1_L 0x40dc
|
|
#define OX03C10_FAULT_LATCH_PIPE_0_H 0x40dd
|
|
#define OX03C10_FAULT_LATCH_PIPE_0_L 0x40de
|
|
#define OX03C10_FAULT_LATCH_PIPE_1_H 0x40df
|
|
#define OX03C10_FAULT_LATCH_PIPE_1_L 0x40e0
|
|
#define OX03C10_STATUS 0x40e1
|
|
#define OX03C10_DTR_B_OFFS 0x4200
|
|
#define OX03C10_DTR_B_OFFS_1 0x4201
|
|
#define OX03C10_DTR_CB_OFFS 0x4202
|
|
#define OX03C10_DTR_CB_OFFS_3 0x4203
|
|
#define OX03C10_DTR_R_OFFS 0x4204
|
|
#define OX03C10_DTR_R_OFFS_5 0x4205
|
|
#define OX03C10_DTR_CR_OFFS 0x4206
|
|
#define OX03C10_DTR_CR_OFFS_7 0x4207
|
|
#define OX03C10_DTR_COLOR_CONFIG 0x4208
|
|
#define OX03C10_REGION1_OFFSET 0x4209
|
|
#define OX03C10_REGION2_OFFSET 0x420a
|
|
#define OX03C10_REGION3_OFFSET 0x420b
|
|
#define OX03C10_REGION_CONFIG 0x420c
|
|
#define OX03C10_ROW_OFFSET 0x420d
|
|
#define OX03C10_DTR_CRC_REF_A 0x420e
|
|
#define OX03C10_DTR_CRC_REF_A_F 0x420f
|
|
#define OX03C10_DTR_CRC_REF_A_10 0x4210
|
|
#define OX03C10_DTR_CRC_REF_A_11 0x4211
|
|
#define OX03C10_DTR_CRC_REF_B 0x4212
|
|
#define OX03C10_DTR_CRC_REF_B_13 0x4213
|
|
#define OX03C10_DTR_CRC_REF_B_14 0x4214
|
|
#define OX03C10_DTR_CRC_REF_B_15 0x4215
|
|
#define OX03C10_DTR_WHITE_PIX_CONF 0x4216
|
|
#define OX03C10_DTR_BLACK_PIX_CONF 0x4217
|
|
#define OX03C10_DTR_BLC_OFFS_H 0x4218
|
|
#define OX03C10_DTR_BLC_OFFS_L 0x4219
|
|
#define OX03C10_DTR_CRC_CALC 0x421a
|
|
#define OX03C10_DTR_CRC_CALC_1B 0x421b
|
|
#define OX03C10_DTR_CRC_CALC_1C 0x421c
|
|
#define OX03C10_DTR_CRC_CALC_1D 0x421d
|
|
#define OX03C10_DTR_FAULT_MASK 0x421e
|
|
#define OX03C10_DTR_FAULT_MASK_1F 0x421f
|
|
#define OX03C10_DTR_FAULT_MASK_20 0x4220
|
|
#define OX03C10_DTR_FAULT_MASK_21 0x4221
|
|
#define OX03C10_DTR_FAULT_LATCH 0x4222
|
|
#define OX03C10_DTR_FAULT_LATCH_23 0x4223
|
|
#define OX03C10_DTR_FAULT_LATCH_24 0x4224
|
|
#define OX03C10_DTR_FAULT_LATCH_25 0x4225
|
|
#define OX03C10_DTR_FAULT_FLAGS 0x4226
|
|
#define OX03C10_DTR_FAULT_FLAGS_27 0x4227
|
|
#define OX03C10_DTR_FAULT_FLAGS_28 0x4228
|
|
#define OX03C10_DTR_FAULT_FLAGS_29 0x4229
|
|
#define OX03C10_DTR_STATE 0x422a
|
|
#define OX03C10_TESTMODE_BIT_SWAP_CTRL 0x4300
|
|
#define OX03C10_TESTMODE_CLIP_MAX_HI 0x4301
|
|
#define OX03C10_TESTMODE_CLIP_MAX_MID 0x4302
|
|
#define OX03C10_TESTMODE_CLIP_MAX_LO 0x4303
|
|
#define OX03C10_TESTMODE_CLIP_MIN_HI 0x4304
|
|
#define OX03C10_TESTMODE_CLIP_MIN_MID 0x4305
|
|
#define OX03C10_TESTMODE_CLIP_MIN_LO 0x4306
|
|
#define OX03C10_FORMAT_REG 0x4307
|
|
#define OX03C10_FORMAT_REG_8 0x4308
|
|
#define OX03C10_FORMAT_REG_9 0x4309
|
|
#define OX03C10_FORMAT_REG_A 0x430a
|
|
#define OX03C10_FORMAT_REG_B 0x430b
|
|
#define OX03C10_FORMAT_REG_C 0x430c
|
|
#define OX03C10_FORMAT_REG_D 0x430d
|
|
#define OX03C10_FORMAT_REG_E 0x430e
|
|
#define OX03C10_FORMAT_REG_F 0x430f
|
|
#define OX03C10_FORMAT_REG_10 0x4310
|
|
#define OX03C10_FORMAT_REG_11 0x4311
|
|
#define OX03C10_FORMAT_REG_12 0x4312
|
|
#define OX03C10_FORMAT_REG_13 0x4313
|
|
#define OX03C10_FORMAT_REG_14 0x4314
|
|
#define OX03C10_FORMAT_REG_15 0x4315
|
|
#define OX03C10_FORMAT_REG_16 0x4316
|
|
#define OX03C10_FORMAT_REG_17 0x4317
|
|
#define OX03C10_FORMAT_REG_18 0x4318
|
|
#define OX03C10_FORMAT_REG_19 0x4319
|
|
#define OX03C10_FORMAT_REG_1A 0x431a
|
|
#define OX03C10_FORMAT_REG_1B 0x431b
|
|
#define OX03C10_FORMAT_REG_1C 0x431c
|
|
#define OX03C10_FORMAT_REG_1D 0x431d
|
|
#define OX03C10_FORMAT_REG_1E 0x431e
|
|
#define OX03C10_FORMAT_REG_1F 0x431f
|
|
#define OX03C10_FORMAT_REG_20 0x4320
|
|
#define OX03C10_Y_VS_OFFS_H 0x4321
|
|
#define OX03C10_Y_VS_OFFS_L 0x4322
|
|
#define OX03C10_DTR_CRC_CALC_FM 0x4323
|
|
#define OX03C10_FORMAT_MISC_CTRL 0x4324
|
|
#define OX03C10_R_VM_CTRL0 0x4580
|
|
#define OX03C10_R_VM_CTRL1 0x4581
|
|
#define OX03C10_R_VM_CTRL2 0x4582
|
|
#define OX03C10_R_VOL_0_MIN 0x4583
|
|
#define OX03C10_R_VOL_0_MIN_4 0x4584
|
|
#define OX03C10_R_VOL_0_MAX 0x4585
|
|
#define OX03C10_R_VOL_0_MAX_6 0x4586
|
|
#define OX03C10_R_VOL_1_MIN 0x4587
|
|
#define OX03C10_R_VOL_1_MIN_8 0x4588
|
|
#define OX03C10_R_VOL_1_MAX 0x4589
|
|
#define OX03C10_R_VOL_1_MAX_A 0x458a
|
|
#define OX03C10_R_VOL_2_MIN 0x458b
|
|
#define OX03C10_R_VOL_2_MIN_C 0x458c
|
|
#define OX03C10_R_VOL_2_MAX 0x458d
|
|
#define OX03C10_R_VOL_2_MAX_E 0x458e
|
|
#define OX03C10_R_TEST_CYCLE_H 0x458f
|
|
#define OX03C10_R_TEST_CYCLE_L 0x4590
|
|
#define OX03C10_R_CLK_MUSK_NUM 0x4591
|
|
#define OX03C10_R_CLK_MUSK_NUM_12 0x4592
|
|
#define OX03C10_R_VM_ANALOG_CONTROL_REG 0x4593
|
|
#define OX03C10_R_STOP_UPDATE_VM 0x4594
|
|
#define OX03C10_VOLTAGE_MONITOR_FAULT_MASK 0x4597
|
|
#define OX03C10_VM_CP_FAULT_MASK 0x4598
|
|
#define OX03C10_NP1_THR_REG 0x4599
|
|
#define OX03C10_NP2_THR_REG 0x459a
|
|
#define OX03C10_PP1_THR_REG 0x459b
|
|
#define OX03C10_PP2_THR_REG 0x459c
|
|
#define OX03C10_R_VOL_0_RESULT 0x45a0
|
|
#define OX03C10_R_VOL_0_RESULT_21 0x45a1
|
|
#define OX03C10_R_VOL_1_RESULT 0x45a2
|
|
#define OX03C10_R_VOL_1_RESULT_23 0x45a3
|
|
#define OX03C10_R_VOL_2_RESULT 0x45a4
|
|
#define OX03C10_R_VOL_2_RESULT_25 0x45a5
|
|
#define OX03C10_R_VOL_0_TEST_RESULT 0x45a6
|
|
#define OX03C10_R_VOL_0_TEST_RESULT_27 0x45a7
|
|
#define OX03C10_R_VOL_1_TEST_RESULT 0x45a8
|
|
#define OX03C10_R_VOL_1_TEST_RESULT_29 0x45a9
|
|
#define OX03C10_R_VOL_2_TEST_RESULT 0x45aa
|
|
#define OX03C10_R_VOL_2_TEST_RESULT_2B 0x45ab
|
|
#define OX03C10_R_DB_0_REAL_H 0x45ac
|
|
#define OX03C10_R_DB_0_REAL_L 0x45ad
|
|
#define OX03C10_R_DB_1_REAL_H 0x45ae
|
|
#define OX03C10_R_DB_1_REAL_L 0x45af
|
|
#define OX03C10_R_DB_2_REAL_H 0x45b0
|
|
#define OX03C10_R_DB_2_REAL_L 0x45b1
|
|
#define OX03C10_VM_FAULTS 0x45b2
|
|
#define OX03C10_VM_CP_FAULTS 0x45b3
|
|
#define OX03C10_VM_FAULTS_LATCH 0x45b4
|
|
#define OX03C10_VM_CP_FAULTS_LATCH 0x45b5
|
|
#define OX03C10_R_OFFSET_S0_H 0x45b6
|
|
#define OX03C10_R_OFFSET_S0_L 0x45b7
|
|
#define OX03C10_R_OFFSET_S1_H 0x45b8
|
|
#define OX03C10_R_OFFSET_S1_L 0x45b9
|
|
#define OX03C10_R_OFFSET_S2_H 0x45ba
|
|
#define OX03C10_R_OFFSET_S2_L 0x45bb
|
|
#define OX03C10_VFIFO_REG00 0x4600
|
|
#define OX03C10_VFIFO_REG01 0x4601
|
|
#define OX03C10_VFIFO_REG02 0x4602
|
|
#define OX03C10_VFIFO_REG03 0x4603
|
|
#define OX03C10_VFIFO_REG05 0x4605
|
|
#define OX03C10_VFIFO_REG06 0x4606
|
|
#define OX03C10_VFIFO_REG07 0x4607
|
|
#define OX03C10_VFIFO_REG08 0x4608
|
|
#define OX03C10_VFIFO_REG09 0x4609
|
|
#define OX03C10_VFIFO_FAULT_MASKED 0x460a
|
|
#define OX03C10_VFIFO_FCNT_MAX3 0x460c
|
|
#define OX03C10_VFIFO_FCNT_MAX2 0x460d
|
|
#define OX03C10_VFIFO_FCNT_MAX1 0x460e
|
|
#define OX03C10_VFIFO_FCNT_MAX0 0x460f
|
|
#define OX03C10_VFIFO_REG10 0x4610
|
|
#define OX03C10_VFIFO_REG11 0x4611
|
|
#define OX03C10_VFIFO_REG12 0x4612
|
|
#define OX03C10_VFIFO_REG13 0x4613
|
|
#define OX03C10_VFIFO_REG14 0x4614
|
|
#define OX03C10_VFIFO_REG15 0x4615
|
|
#define OX03C10_VFIFO_REG16 0x4616
|
|
#define OX03C10_VFIFO_REG17 0x4617
|
|
#define OX03C10_VFIFO_REG18 0x4618
|
|
#define OX03C10_VFIFO_REG19 0x4619
|
|
#define OX03C10_VFIFO_REG1A 0x461a
|
|
#define OX03C10_VFIFO_REG1B 0x461b
|
|
#define OX03C10_VFIFO_REG1C 0x461c
|
|
#define OX03C10_VFIFO_REG1D 0x461d
|
|
#define OX03C10_VFIFO_REG1E 0x461e
|
|
#define OX03C10_VFIFO_REG1F 0x461f
|
|
#define OX03C10_VFIFO_FCNT3 0x4620
|
|
#define OX03C10_VFIFO_FCNT2 0x4621
|
|
#define OX03C10_VFIFO_FCNT1 0x4622
|
|
#define OX03C10_VFIFO_FCNT0 0x4623
|
|
#define OX03C10_VFIFO_CRC_ERROR 0x4624
|
|
#define OX03C10_VFIFO_FAULT 0x4625
|
|
#define OX03C10_UID_LATE_CTRL0 0x4640
|
|
#define OX03C10_UID_LATE_CTRL1 0x4641
|
|
#define OX03C10_UID_LATE_FAULTMASK1 0x4642
|
|
#define OX03C10_UID_LATE_FAULTMASK2 0x4643
|
|
#define OX03C10_UID_LATE_DIAG_LATCHED1 0x4644
|
|
#define OX03C10_UID_LATE_DIAG_LATCHED2 0x4645
|
|
#define OX03C10_UID_LATE_CTRL2 0x4648
|
|
#define OX03C10_UID_LATE_CTRL3 0x4649
|
|
#define OX03C10_VSYNC_WIDTH_LINE_H 0x4700
|
|
#define OX03C10_VSYNC_WIDTH_LINE_L 0x4701
|
|
#define OX03C10_VSYNC_WIDTH_PIXEL_H 0x4702
|
|
#define OX03C10_VSYNC_WIDTH_PIXEL_L 0x4703
|
|
#define OX03C10_VSYNC_DELAY_H 0x4704
|
|
#define OX03C10_VSYNC_DELAY_M 0x4705
|
|
#define OX03C10_VSYNC_DELAY_L 0x4706
|
|
#define OX03C10_POLARITY_CTRL 0x4707
|
|
#define OX03C10_MOTO_ORDER 0x4708
|
|
#define OX03C10_BYP_SELECT 0x4709
|
|
#define OX03C10_R_FIFO 0x470a
|
|
#define OX03C10_CHANNEL_SELECT 0x470b
|
|
#define OX03C10_DVP_SYNC_CONTROL 0x470c
|
|
#define OX03C10_MIPI_CTRL00 0x4800
|
|
#define OX03C10_MIPI_CTRL02 0x4802
|
|
#define OX03C10_MIPI_CTRL03 0x4803
|
|
#define OX03C10_MIPI_CTRL04 0x4804
|
|
#define OX03C10_MIPI_CTRL05 0x4805
|
|
#define OX03C10_MIPI_CTRL06 0x4806
|
|
#define OX03C10_MIPI_CTRL07 0x4807
|
|
#define OX03C10_MIPI_CTRL08 0x4808
|
|
#define OX03C10_MIPI_CTRL09 0x4809
|
|
#define OX03C10_MIPI_TMG_CTRL 0x480a
|
|
#define OX03C10_MIPI_LANE_CTRL 0x480b
|
|
#define OX03C10_MIPI_LANE_CTRLC 0x480c
|
|
#define OX03C10_MIPI_CTRL0E 0x480e
|
|
#define OX03C10_MIPI_TMG_CTRL_F 0x480f
|
|
#define OX03C10_MIPI_CTRL10 0x4810
|
|
#define OX03C10_MIPI_CTRL11 0x4811
|
|
#define OX03C10_MIPI_CTRL04_12 0x4812
|
|
#define OX03C10_MIPI_CTRL13 0x4813
|
|
#define OX03C10_MIPI_CTRL14 0x4814
|
|
#define OX03C10_MIPI_CTRL15 0x4815
|
|
#define OX03C10_MIPI_CTRL16 0x4816
|
|
#define OX03C10_MIPI_CTRL17 0x4817
|
|
#define OX03C10_MIPI_CTRL18 0x4818
|
|
#define OX03C10_MIPI_CTRL19 0x4819
|
|
#define OX03C10_MIPI_CTRL1A 0x481a
|
|
#define OX03C10_MIPI_CTRL1B 0x481b
|
|
#define OX03C10_MIPI_CTRL1C 0x481c
|
|
#define OX03C10_MIPI_CTRL1D 0x481d
|
|
#define OX03C10_MIPI_CTRL1E 0x481e
|
|
#define OX03C10_MIPI_CTRL1F 0x481f
|
|
#define OX03C10_MIPI_CTRL20 0x4820
|
|
#define OX03C10_MIPI_CTRL21 0x4821
|
|
#define OX03C10_MIPI_CTRL22 0x4822
|
|
#define OX03C10_MIPI_CTRL23 0x4823
|
|
#define OX03C10_SOF_PCLK_I 0x4824
|
|
#define OX03C10_MIPI_CTRL25 0x4825
|
|
#define OX03C10_MIPI_CTRL26 0x4826
|
|
#define OX03C10_MIPI_CTRL27 0x4827
|
|
#define OX03C10_MIPI_CTRL28 0x4828
|
|
#define OX03C10_MIPI_CTRL29 0x4829
|
|
#define OX03C10_MIPI_CTRL2A 0x482a
|
|
#define OX03C10_MIPI_CTRL2B 0x482b
|
|
#define OX03C10_MIPI_CTRL2C 0x482c
|
|
#define OX03C10_MIPI_CTRL2D 0x482d
|
|
#define OX03C10_MIPI_CTRL2E 0x482e
|
|
#define OX03C10_MIPI_CTRL2F 0x482f
|
|
#define OX03C10_MIPI_CTRL30 0x4830
|
|
#define OX03C10_MIPI_CTRL31 0x4831
|
|
#define OX03C10_MIPI_CTRL32 0x4832
|
|
#define OX03C10_MIPI_CTRL33 0x4833
|
|
#define OX03C10_MIPI_CTRL34 0x4834
|
|
#define OX03C10_MIPI_CTRL34_35 0x4835
|
|
#define OX03C10_MIPI_CTRL37 0x4837
|
|
#define OX03C10_MIPI_CTRL38 0x4838
|
|
#define OX03C10_MIPI_CTRL39 0x4839
|
|
#define OX03C10_MIPI_CTRL3C 0x483c
|
|
#define OX03C10_MIPI_CTRL3D 0x483d
|
|
#define OX03C10_MIPI_CTRL3E 0x483e
|
|
#define OX03C10_MIPI_CTRL3F 0x483f
|
|
#define OX03C10_MIPI_CTRL4A 0x484a
|
|
#define OX03C10_MIPI_CTRL4B 0x484b
|
|
#define OX03C10_MIPI_CTRL4C 0x484c
|
|
#define OX03C10_MIPI_CTRL4E 0x484e
|
|
#define OX03C10_MIPI_CTRL4F 0x484f
|
|
#define OX03C10_MIPI_CTRL50 0x4850
|
|
#define OX03C10_MIPI_CTRL51 0x4851
|
|
#define OX03C10_MIPI_CTRL52 0x4852
|
|
#define OX03C10_MIPI_CTRL53 0x4853
|
|
#define OX03C10_MIPI_CTRL54 0x4854
|
|
#define OX03C10_MIPI_CTRL55 0x4855
|
|
#define OX03C10_MIPI_CTRL56 0x4856
|
|
#define OX03C10_MIPI_CTRL57 0x4857
|
|
#define OX03C10_MIPI_CTRL58 0x4858
|
|
#define OX03C10_MIPI_CTRL60 0x4860
|
|
#define OX03C10_MIPI_CTRL61 0x4861
|
|
#define OX03C10_MIPI_CTRL62 0x4862
|
|
#define OX03C10_MIPI_CTRL63 0x4863
|
|
#define OX03C10_MIPI_CTRL64 0x4864
|
|
#define OX03C10_MIPI_CTRL65 0x4865
|
|
#define OX03C10_MIPI_CTRL66 0x4866
|
|
#define OX03C10_MIPI_CTRL67 0x4867
|
|
#define OX03C10_MIPI_CTRL68 0x4868
|
|
#define OX03C10_MIPI_CTRL69 0x4869
|
|
#define OX03C10_MIPI_CTRL6A 0x486a
|
|
#define OX03C10_MIPI_CTRL6B 0x486b
|
|
#define OX03C10_MIPI_CTRL6C 0x486c
|
|
#define OX03C10_MIPI_CTRL6D 0x486d
|
|
#define OX03C10_MIPI_CTRL6E 0x486e
|
|
#define OX03C10_MIPI_CTRL6F 0x486f
|
|
#define OX03C10_MIPI_CTRL70 0x4870
|
|
#define OX03C10_MIPI_CTRL71 0x4871
|
|
#define OX03C10_MIPI_CTRL72 0x4872
|
|
#define OX03C10_MIPI_CTRL73 0x4873
|
|
#define OX03C10_MIPI_CTRL74 0x4874
|
|
#define OX03C10_MIPI_CTRL75 0x4875
|
|
#define OX03C10_MIPI_CTRL76 0x4876
|
|
#define OX03C10_MIPI_CTRL77 0x4877
|
|
#define OX03C10_MIPI_CTRL78 0x4878
|
|
#define OX03C10_MIPI_CTRL79 0x4879
|
|
#define OX03C10_MIPI_CTRL7A 0x487a
|
|
#define OX03C10_MIPI_CTRL7B 0x487b
|
|
#define OX03C10_MIPI_CTRL7C 0x487c
|
|
#define OX03C10_MIPI_CTRL7D 0x487d
|
|
#define OX03C10_MIPI_CTRL7E 0x487e
|
|
#define OX03C10_FC_REG1 0x4900
|
|
#define OX03C10_FC_REG2 0x4901
|
|
#define OX03C10_FC_REG3 0x4902
|
|
#define OX03C10_FC_REG4 0x4903
|
|
#define OX03C10_FC_REG5 0x4904
|
|
#define OX03C10_TPM_REG_0 0x4d00
|
|
#define OX03C10_TPM_REG_1 0x4d01
|
|
#define OX03C10_TPM_REG_2 0x4d02
|
|
#define OX03C10_TPM_REG_3 0x4d03
|
|
#define OX03C10_TPM_REG_4 0x4d04
|
|
#define OX03C10_TPM_REG_5 0x4d05
|
|
#define OX03C10_TPM_REG_6 0x4d06
|
|
#define OX03C10_TPM_REG_7 0x4d07
|
|
#define OX03C10_TPM_REG_8 0x4d08
|
|
#define OX03C10_TPM_REG_9 0x4d09
|
|
#define OX03C10_DB_LOW_H 0x4d0a
|
|
#define OX03C10_DB_LOW_L 0x4d0b
|
|
#define OX03C10_DB_HIGH_H 0x4d0c
|
|
#define OX03C10_DB_HIGH_L 0x4d0d
|
|
#define OX03C10_DB_LOW_0_H 0x4d0e
|
|
#define OX03C10_DB_LOW_0_L 0x4d0f
|
|
#define OX03C10_DB_HIGH_0_H 0x4d10
|
|
#define OX03C10_DB_HIGH_0_L 0x4d11
|
|
#define OX03C10_TPM_REG_0E 0x4d12
|
|
#define OX03C10_TPM_REG_0F 0x4d13
|
|
#define OX03C10_TPM_REG_10 0x4d14
|
|
#define OX03C10_TPM_REG_11 0x4d15
|
|
#define OX03C10_TPM_REG_12 0x4d16
|
|
#define OX03C10_TPM_REG_13 0x4d17
|
|
#define OX03C10_TPM_REG_14 0x4d18
|
|
#define OX03C10_TPM_REG_15 0x4d19
|
|
#define OX03C10_TPM_REG_16 0x4d1a
|
|
#define OX03C10_TPM_REG_17 0x4d1b
|
|
#define OX03C10_TPM_REG_18 0x4d1c
|
|
#define OX03C10_TPM_REG_19 0x4d1d
|
|
#define OX03C10_TPM_REG_1A 0x4d1e
|
|
#define OX03C10_TPM_REG_1B 0x4d1f
|
|
#define OX03C10_TPM_REG_1C 0x4d20
|
|
#define OX03C10_TPM_REG_1D 0x4d21
|
|
#define OX03C10_TPM_REG_1E 0x4d22
|
|
#define OX03C10_TPM_REG_1F 0x4d23
|
|
#define OX03C10_TPM_REG_20 0x4d24
|
|
#define OX03C10_TPM_REG_21 0x4d25
|
|
#define OX03C10_TPM_REG_22 0x4d26
|
|
#define OX03C10_TPM_REG_23 0x4d27
|
|
#define OX03C10_TPM_REG_24 0x4d28
|
|
#define OX03C10_TPM_REG_25 0x4d29
|
|
#define OX03C10_TPM_REG_26 0x4d2a
|
|
#define OX03C10_TPM_REG_27 0x4d2b
|
|
#define OX03C10_TPM_REG_28 0x4d2c
|
|
#define OX03C10_TPM_REG_29 0x4d2d
|
|
#define OX03C10_TPM_REG_2A 0x4d2e
|
|
#define OX03C10_TPM_REG_2B 0x4d2f
|
|
#define OX03C10_TPM_REG_2C 0x4d30
|
|
#define OX03C10_TPM_REG_2D 0x4d31
|
|
#define OX03C10_TPM_REG_32 0x4d32
|
|
#define OX03C10_TPM_REG_33 0x4d33
|
|
#define OX03C10_TPM_REG_34 0x4d34
|
|
#define OX03C10_TPM_REG_35 0x4d35
|
|
#define OX03C10_TPM_REG_36 0x4d36
|
|
#define OX03C10_TPM_REG_37 0x4d37
|
|
#define OX03C10_TPM_REG_38 0x4d38
|
|
#define OX03C10_TPM_REG_39 0x4d39
|
|
#define OX03C10_TPM_REG_3A 0x4d3a
|
|
#define OX03C10_TPM_REG_3B 0x4d3b
|
|
#define OX03C10_TPM_REG_3C 0x4d3c
|
|
#define OX03C10_TPM_REG_3D 0x4d3d
|
|
#define OX03C10_TPM_REG_3E 0x4d3e
|
|
#define OX03C10_TPM_REG_3F 0x4d3f
|
|
#define OX03C10_TPM_REG_40 0x4d40
|
|
#define OX03C10_TPM_REG_41 0x4d41
|
|
#define OX03C10_TPM_REG_42 0x4d42
|
|
#define OX03C10_TPM_REG_43 0x4d43
|
|
#define OX03C10_TPM_REG_44 0x4d44
|
|
#define OX03C10_TPM_REG_45 0x4d45
|
|
#define OX03C10_TPM_REG_46 0x4d46
|
|
#define OX03C10_TPM_REG_47 0x4d47
|
|
#define OX03C10_TPM_REG_48 0x4d48
|
|
#define OX03C10_TPM_REG_49 0x4d49
|
|
#define OX03C10_TPM_REG_4A 0x4d4a
|
|
#define OX03C10_TPM_REG_4B 0x4d4b
|
|
#define OX03C10_TPM_REG_4C 0x4d4c
|
|
#define OX03C10_TPM_REG_4D 0x4d4d
|
|
#define OX03C10_TPM_REG_4E 0x4d4e
|
|
#define OX03C10_TPM_REG_4F 0x4d4f
|
|
#define OX03C10_TPM_REG_50 0x4d50
|
|
#define OX03C10_TPM_REG_51 0x4d51
|
|
#define OX03C10_TPM_REG_52 0x4d52
|
|
#define OX03C10_TPM_REG_53 0x4d53
|
|
#define OX03C10_TPM_REG_54 0x4d54
|
|
#define OX03C10_TPM_REG_55 0x4d55
|
|
#define OX03C10_TPM_REG_56 0x4d56
|
|
#define OX03C10_TPM_REG_57 0x4d57
|
|
#define OX03C10_TPM_REG_58 0x4d58
|
|
#define OX03C10_TPM_REG_59 0x4d59
|
|
#define OX03C10_TPM_REG_5A 0x4d5a
|
|
#define OX03C10_TPM_REG_5B 0x4d5b
|
|
#define OX03C10_TPM_REG_5C 0x4d5c
|
|
#define OX03C10_TPM_WD_INJECT_FAULT 0x4d5d
|
|
#define OX03C10_TPM_ST_SLOPE_H 0x4d5e
|
|
#define OX03C10_TPM_ST_SLOPE_L 0x4d5f
|
|
#define OX03C10_TPM_ST_OFFSET_1 0x4d60
|
|
#define OX03C10_TPM_ST_OFFSET_2 0x4d61
|
|
#define OX03C10_TPM_ST_OFFSET_3 0x4d62
|
|
#define OX03C10_TPM_ST_OFFSET_4 0x4d63
|
|
#define OX03C10_FAULT_MASK_2 0x4f00
|
|
#define OX03C10_FAULT_MASK_1 0x4f01
|
|
#define OX03C10_FAULT_MASK_0 0x4f02
|
|
#define OX03C10_WATCHDOG_CTRL_1 0x4f03
|
|
#define OX03C10_WATCHDOG_CTRL_2 0x4f04
|
|
#define OX03C10_COUNTER_CTRL 0x4f05
|
|
#define OX03C10_FAULT_LATCH_2 0x4f06
|
|
#define OX03C10_FAULT_LATCH_1 0x4f07
|
|
#define OX03C10_FAULT_LATCH_0 0x4f08
|
|
#define OX03C10_FAULT_2 0x4f09
|
|
#define OX03C10_FAULT_1 0x4f0a
|
|
#define OX03C10_FAULT_0 0x4f0b
|
|
#define OX03C10_STICKY_FAULT_CLEAR 0x4f0c
|
|
#define OX03C10_TPM_READOUT_H 0x4f0d
|
|
#define OX03C10_TPM_READOUT_L 0x4f0e
|
|
#define OX03C10_STATUS_F 0x4f0f
|
|
#define OX03C10_ISP_CTRL_00 0x5000
|
|
#define OX03C10_ISP_CTRL_01 0x5001
|
|
#define OX03C10_ISP_CTRL_02 0x5002
|
|
#define OX03C10_ISP_CTRL_03 0x5003
|
|
#define OX03C10_ISP_CTRL_04 0x5004
|
|
#define OX03C10_ISP_CTRL_05 0x5005
|
|
#define OX03C10_ISP_CTRL_06 0x5006
|
|
#define OX03C10_ISP_CTRL_07 0x5007
|
|
#define OX03C10_POST_RAW_BIN_CTRL 0x5008
|
|
#define OX03C10_TEST_CTRL_EN0 0x5009
|
|
#define OX03C10_TEST_CTRL_EN1 0x500a
|
|
#define OX03C10_TEST_CTRL_EN2 0x500b
|
|
#define OX03C10_RESERVE_0D 0x500d
|
|
#define OX03C10_GT_CLK0 0x500e
|
|
#define OX03C10_GT_CLK1 0x500f
|
|
#define OX03C10_L_SCALE_GAIN_H 0x5010
|
|
#define OX03C10_L_SCALE_GAIN_L 0x5011
|
|
#define OX03C10_M_SCALE_GAIN_H 0x5012
|
|
#define OX03C10_M_SCALE_GAIN_L 0x5013
|
|
#define OX03C10_S_SCALE_GAIN_H 0x5014
|
|
#define OX03C10_S_SCALE_GAIN_L 0x5015
|
|
#define OX03C10_V_SCALE_GAIN_H 0x5016
|
|
#define OX03C10_V_SCALE_GAIN_L 0x5017
|
|
#define OX03C10_L_SENSITIVITY0 0x5019
|
|
#define OX03C10_L_SENSITIVITY1 0x501a
|
|
#define OX03C10_L_SENSITIVITY2 0x501b
|
|
#define OX03C10_M_SENSITIVITY0 0x501d
|
|
#define OX03C10_M_SENSITIVITY1 0x501e
|
|
#define OX03C10_M_SENSITIVITY2 0x501f
|
|
#define OX03C10_S_SENSITIVITY0 0x5021
|
|
#define OX03C10_S_SENSITIVITY1 0x5022
|
|
#define OX03C10_S_SENSITIVITY2 0x5023
|
|
#define OX03C10_V_SENSITIVITY0 0x5025
|
|
#define OX03C10_V_SENSITIVITY1 0x5026
|
|
#define OX03C10_V_SENSITIVITY2 0x5027
|
|
#define OX03C10_CLK_GT_CTRL1 0x5028
|
|
#define OX03C10_CLK_GT_CTRL2 0x5029
|
|
#define OX03C10_CLK_GT_CTRL3 0x502a
|
|
#define OX03C10_MAN_CTRL_EN1 0x502b
|
|
#define OX03C10_MAN_CTRL_EN2 0x502c
|
|
#define OX03C10_MAN_CTRL_EN3 0x502d
|
|
#define OX03C10_MAN_EOF0 0x502e
|
|
#define OX03C10_MAN_EOF1 0x502f
|
|
#define OX03C10_MAN_GAIN_HCG0 0x5030
|
|
#define OX03C10_MAN_GAIN_HCG1 0x5031
|
|
#define OX03C10_MAN_GAIN_LCG0 0x5032
|
|
#define OX03C10_MAN_GAIN_LCG1 0x5033
|
|
#define OX03C10_MAN_GAIN_SPD0 0x5034
|
|
#define OX03C10_MAN_GAIN_SPD1 0x5035
|
|
#define OX03C10_MAN_GAIN_VS0 0x5036
|
|
#define OX03C10_MAN_GAIN_VS1 0x5037
|
|
#define OX03C10_MAN_EXP_L0 0x5038
|
|
#define OX03C10_MAN_EXP_L1 0x5039
|
|
#define OX03C10_MAN_EXP_M0 0x503a
|
|
#define OX03C10_MAN_EXP_M1 0x503b
|
|
#define OX03C10_MAN_EXP_S0 0x503c
|
|
#define OX03C10_MAN_EXP_S1 0x503d
|
|
#define OX03C10_MAN_EXP_V0 0x503e
|
|
#define OX03C10_MAN_EXP_V1 0x503f
|
|
#define OX03C10_MAN_BLC_HCG0 0x5040
|
|
#define OX03C10_MAN_BLC_HCG1 0x5041
|
|
#define OX03C10_MAN_BLC_LCG0 0x5042
|
|
#define OX03C10_MAN_BLC_LCG1 0x5043
|
|
#define OX03C10_MAN_BLC_SPD0 0x5044
|
|
#define OX03C10_MAN_BLC_SPD1 0x5045
|
|
#define OX03C10_MAN_BLC_VS0 0x5046
|
|
#define OX03C10_MAN_BLC_VS1 0x5047
|
|
#define OX03C10_MAN_EXP_IDX_HCG0 0x504b
|
|
#define OX03C10_MAN_EXP_IDX_HCG1 0x504c
|
|
#define OX03C10_MAN_EXP_IDX_HCG2 0x504d
|
|
#define OX03C10_MAN_EXP_IDX_HCG3 0x504e
|
|
#define OX03C10_MAN_EXP_IDX_HCG4 0x504f
|
|
#define OX03C10_MAN_EXP_IDX_LCG0 0x5053
|
|
#define OX03C10_MAN_EXP_IDX_LCG1 0x5054
|
|
#define OX03C10_MAN_EXP_IDX_LCG2 0x5055
|
|
#define OX03C10_MAN_EXP_IDX_LCG3 0x5056
|
|
#define OX03C10_MAN_EXP_IDX_LCG4 0x5057
|
|
#define OX03C10_MAN_EXP_IDX_SPD0 0x505b
|
|
#define OX03C10_MAN_EXP_IDX_SPD1 0x505c
|
|
#define OX03C10_MAN_EXP_IDX_SPD2 0x505d
|
|
#define OX03C10_MAN_EXP_IDX_SPD3 0x505e
|
|
#define OX03C10_MAN_EXP_IDX_SPD4 0x505f
|
|
#define OX03C10_MAN_EXP_IDX_VS0 0x5063
|
|
#define OX03C10_MAN_EXP_IDX_VS1 0x5064
|
|
#define OX03C10_MAN_EXP_IDX_VS2 0x5065
|
|
#define OX03C10_MAN_EXP_IDX_VS3 0x5066
|
|
#define OX03C10_MAN_EXP_IDX_VS4 0x5067
|
|
#define OX03C10_MAN_VSIZE0 0x5068
|
|
#define OX03C10_MAN_VSIZE1 0x5069
|
|
#define OX03C10_MAN_HSIZE0 0x506a
|
|
#define OX03C10_MAN_HSIZE1 0x506b
|
|
#define OX03C10_MAN_RETIMING0 0x506c
|
|
#define OX03C10_MAN_RETIMING1 0x506d
|
|
#define OX03C10_MAN_RETIMING2 0x506e
|
|
#define OX03C10_MAN_RETIMING3 0x506f
|
|
#define OX03C10_MAN_DMY_LINE_NUM 0x5071
|
|
#define OX03C10_MAN_SETTING0 0x5072
|
|
#define OX03C10_MAN_POST_BIN_CTRL 0x5073
|
|
#define OX03C10_MAN_CMB_MODE 0x5074
|
|
#define OX03C10_MAN_CMB_MODE_75 0x5075
|
|
#define OX03C10_MAN_ST_ERR0 0x5076
|
|
#define OX03C10_MAN_ST_ERR1 0x5077
|
|
#define OX03C10_STAT_CRC_GLD0 0x507a
|
|
#define OX03C10_STAT_CRC_GLD1 0x507b
|
|
#define OX03C10_MAN_GAIN_HCGEN0 0x507c
|
|
#define OX03C10_MAN_GAIN_HCGEN1 0x507d
|
|
#define OX03C10_MAN_GAIN_HCGEN2 0x507e
|
|
#define OX03C10_MAN_GAIN_HCGEN2_7F 0x507f
|
|
#define OX03C10_SVN_REV0 0x5080
|
|
#define OX03C10_SVN_REV1 0x5081
|
|
#define OX03C10_SVN_REV2 0x5082
|
|
#define OX03C10_SVN_REV3 0x5083
|
|
#define OX03C10_HSIZE0 0x5084
|
|
#define OX03C10_HSIZE1 0x5085
|
|
#define OX03C10_VSIZE0 0x5086
|
|
#define OX03C10_VSIZE1 0x5087
|
|
#define OX03C10_MAN_GAIN_HCG0_88 0x5088
|
|
#define OX03C10_MAN_GAIN_HCG1_89 0x5089
|
|
#define OX03C10_MAN_GAIN_LCG0_8A 0x508a
|
|
#define OX03C10_MAN_GAIN_LCG1_8B 0x508b
|
|
#define OX03C10_MAN_GAIN_SPD0_8C 0x508c
|
|
#define OX03C10_MAN_GAIN_SPD1_8D 0x508d
|
|
#define OX03C10_MAN_GAIN_VS0_8E 0x508e
|
|
#define OX03C10_MAN_GAIN_VS1_8F 0x508f
|
|
#define OX03C10_RO_EXP_HCG0 0x5090
|
|
#define OX03C10_RO_EXP_HCG1 0x5091
|
|
#define OX03C10_RO_EXP_LCG0 0x5092
|
|
#define OX03C10_RO_EXP_LCG1 0x5093
|
|
#define OX03C10_RO_EXP_SPD0 0x5094
|
|
#define OX03C10_RO_EXP_SPD1 0x5095
|
|
#define OX03C10_RO_EXP_VS0 0x5096
|
|
#define OX03C10_RO_EXP_VS1 0x5097
|
|
#define OX03C10_RO_BLC_L0 0x5098
|
|
#define OX03C10_RO_BLC_L1 0x5099
|
|
#define OX03C10_RO_BLC_M0 0x509a
|
|
#define OX03C10_RO_BLC_M1 0x509b
|
|
#define OX03C10_RO_BLC_S0 0x509c
|
|
#define OX03C10_RO_BLC_S1 0x509d
|
|
#define OX03C10_RO_BLC_V0 0x509e
|
|
#define OX03C10_RO_BLC_V1 0x509f
|
|
#define OX03C10_RO_EXP_IDX_HCG0 0x50a3
|
|
#define OX03C10_RO_EXP_IDX_HCG1 0x50a4
|
|
#define OX03C10_RO_EXP_IDX_HCG2 0x50a5
|
|
#define OX03C10_RO_EXP_IDX_HCG3 0x50a6
|
|
#define OX03C10_RO_EXP_IDX_HCG4 0x50a7
|
|
#define OX03C10_RO_EXP_IDX_LCG0 0x50ab
|
|
#define OX03C10_RO_EXP_IDX_LCG1 0x50ac
|
|
#define OX03C10_RO_EXP_IDX_LCG2 0x50ad
|
|
#define OX03C10_RO_EXP_IDX_LCG3 0x50ae
|
|
#define OX03C10_RO_EXP_IDX_LCG4 0x50af
|
|
#define OX03C10_RO_EXP_IDX_SPD0 0x50b3
|
|
#define OX03C10_RO_EXP_IDX_SPD1 0x50b4
|
|
#define OX03C10_RO_EXP_IDX_SPD2 0x50b5
|
|
#define OX03C10_RO_EXP_IDX_SPD3 0x50b6
|
|
#define OX03C10_RO_EXP_IDX_SPD4 0x50b7
|
|
#define OX03C10_RO_EXP_IDX_VS0 0x50bb
|
|
#define OX03C10_RO_EXP_IDX_VS1 0x50bc
|
|
#define OX03C10_RO_EXP_IDX_VS2 0x50bd
|
|
#define OX03C10_RO_EXP_IDX_VS3 0x50be
|
|
#define OX03C10_RO_EXP_IDX_VS4 0x50bf
|
|
#define OX03C10_RO_AWBG_HCG_B0 0x50c0
|
|
#define OX03C10_RO_AWBG_HCG_B1 0x50c1
|
|
#define OX03C10_RO_AWBG_HCG_GB0 0x50c2
|
|
#define OX03C10_RO_AWBG_HCG_GB1 0x50c3
|
|
#define OX03C10_RO_AWBG_HCG_GR0 0x50c4
|
|
#define OX03C10_RO_AWBG_HCG_GR1 0x50c5
|
|
#define OX03C10_RO_AWBG_HCG_R0 0x50c6
|
|
#define OX03C10_RO_AWBG_HCG_R1 0x50c7
|
|
#define OX03C10_RO_AWBG_LCG_B0 0x50c8
|
|
#define OX03C10_RO_AWBG_LCG_B1 0x50c9
|
|
#define OX03C10_RO_AWBG_LCG_GB0 0x50ca
|
|
#define OX03C10_RO_AWBG_LCG_GB1 0x50cb
|
|
#define OX03C10_RO_AWBG_LCG_GR0 0x50cc
|
|
#define OX03C10_RO_AWBG_LCG_GR1 0x50cd
|
|
#define OX03C10_RO_AWBG_LCG_R0 0x50ce
|
|
#define OX03C10_RO_AWBG_LCG_R1 0x50cf
|
|
#define OX03C10_RO_AWBG_SPD_B0 0x50d0
|
|
#define OX03C10_RO_AWBG_SPD_B1 0x50d1
|
|
#define OX03C10_RO_AWBG_SPD_GB0 0x50d2
|
|
#define OX03C10_RO_AWBG_SPD_GB1 0x50d3
|
|
#define OX03C10_RO_AWBG_SPD_GR0 0x50d4
|
|
#define OX03C10_RO_AWBG_SPD_GR1 0x50d5
|
|
#define OX03C10_RO_AWBG_SPD_R0 0x50d6
|
|
#define OX03C10_RO_AWBG_SPD_R1 0x50d7
|
|
#define OX03C10_RO_AWBG_VS_B0 0x50d8
|
|
#define OX03C10_RO_AWBG_VS_B1 0x50d9
|
|
#define OX03C10_RO_AWBG_VS_GB0 0x50da
|
|
#define OX03C10_RO_AWBG_VS_GB1 0x50db
|
|
#define OX03C10_RO_AWBG_VS_GR0 0x50dc
|
|
#define OX03C10_RO_AWBG_VS_GR1 0x50dd
|
|
#define OX03C10_RO_AWBG_VS_R0 0x50de
|
|
#define OX03C10_RO_AWBG_VS_R1 0x50df
|
|
#define OX03C10_RO_TEST_ERR_STATUS0 0x50e0
|
|
#define OX03C10_RO_TEST_ERR_STATUS1 0x50e1
|
|
#define OX03C10_RO_TEST_ERR_STATUS2 0x50e2
|
|
#define OX03C10_RO_TEST_ERR_STATUS3 0x50e3
|
|
#define OX03C10_RO_SORT_INDEX 0x50e7
|
|
#define OX03C10_STAT_CRC_RST0 0x50ea
|
|
#define OX03C10_STAT_CRC_RST1 0x50eb
|
|
#define OX03C10_SYNC_BUFF_0 0x5100
|
|
#define OX03C10_SYNC_BUFF_1 0x5101
|
|
#define OX03C10_SYNC_BUFF_2 0x5102
|
|
#define OX03C10_SYNC_BUFF_3 0x5103
|
|
#define OX03C10_SYNC_BUFF_6 0x5106
|
|
#define OX03C10_SYNC_BUFF_7 0x5107
|
|
#define OX03C10_SYNC_BUFF_8 0x5108
|
|
#define OX03C10_SYNC_BUFF_9 0x5109
|
|
#define OX03C10_SYNC_BUFF_A 0x510a
|
|
#define OX03C10_SYNC_BUFF_B 0x510b
|
|
#define OX03C10_SYNC_BUFF_C 0x510c
|
|
#define OX03C10_SYNC_BUFF_D 0x510d
|
|
#define OX03C10_SYNC_BUFF_E 0x510e
|
|
#define OX03C10_SYNC_BUFF_F 0x510f
|
|
#define OX03C10_SYNC_BUFF_10 0x5110
|
|
#define OX03C10_SYNC_BUFF_11 0x5111
|
|
#define OX03C10_SYNC_BUFF_12 0x5112
|
|
#define OX03C10_SYNC_BUFF_13 0x5113
|
|
#define OX03C10_SYNC_BUFF_14 0x5114
|
|
#define OX03C10_SYNC_BUFF_15 0x5115
|
|
#define OX03C10_SYNC_BUFF_16 0x5116
|
|
#define OX03C10_SYNC_BUFF_17 0x5117
|
|
#define OX03C10_SYNC_BUFF_18 0x5118
|
|
#define OX03C10_SYNC_BUFF_19 0x5119
|
|
#define OX03C10_SYNC_BUFF_1A 0x511a
|
|
#define OX03C10_SYNC_BUFF_1B 0x511b
|
|
#define OX03C10_SYNC_BUFF_1D 0x511d
|
|
#define OX03C10_SYNC_BUFF_1E 0x511e
|
|
#define OX03C10_SYNC_BUFF_1F 0x511f
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_0 0x5180
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_1 0x5181
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_2 0x5182
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_3 0x5183
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_4 0x5184
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_5 0x5185
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_6 0x5186
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_7 0x5187
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_8 0x5188
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_9 0x5189
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_A 0x518a
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_B 0x518b
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_C 0x518c
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_D 0x518d
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_E 0x518e
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_F 0x518f
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_10 0x5190
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_11 0x5191
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_12 0x5192
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_13 0x5193
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_14 0x5194
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_15 0x5195
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_16 0x5196
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_17 0x5197
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_18 0x5198
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_19 0x5199
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_1A 0x519a
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_1B 0x519b
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_1C 0x519c
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_1D 0x519d
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_1E 0x519e
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_1F 0x519f
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_20 0x51a0
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_21 0x51a1
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_22 0x51a2
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_23 0x51a3
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_24 0x51a4
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_25 0x51a5
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_26 0x51a6
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_27 0x51a7
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_28 0x51a8
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_29 0x51a9
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_2A 0x51aa
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_2B 0x51ab
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_2C 0x51ac
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_2D 0x51ad
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_2E 0x51ae
|
|
#define OX03C10_CDEFECTPIXELOTPFILTER_NEW_L_2F 0x51af
|
|
#define OX03C10_PRE_RAWBIN_HCG_0 0x5200
|
|
#define OX03C10_PRE_RAWBIN_HCG_1 0x5201
|
|
#define OX03C10_PRE_RAWBIN_HCG_2 0x5202
|
|
#define OX03C10_PRE_RAWBIN_HCG_3 0x5203
|
|
#define OX03C10_PRE_RAWBIN_HCG_4 0x5204
|
|
#define OX03C10_PRE_ISP_0_HCG 0x5240
|
|
#define OX03C10_PRE_ISP_1_HCG 0x5241
|
|
#define OX03C10_PRE_ISP_2_HCG 0x5242
|
|
#define OX03C10_PRE_ISP_3_HCG 0x5243
|
|
#define OX03C10_PRE_ISP_4_HCG 0x5244
|
|
#define OX03C10_PRE_ISP_5_HCG 0x5245
|
|
#define OX03C10_PRE_ISP_6_HCG 0x5246
|
|
#define OX03C10_PRE_ISP_7_HCG 0x5247
|
|
#define OX03C10_PRE_ISP_8_HCG 0x5248
|
|
#define OX03C10_PRE_ISP_9_HCG 0x5249
|
|
#define OX03C10_PRE_ISP_A_HCG 0x524a
|
|
#define OX03C10_PRE_ISP_B_HCG 0x524b
|
|
#define OX03C10_PRE_ISP_C_HCG 0x524c
|
|
#define OX03C10_PRE_ISP_D_HCG 0x524d
|
|
#define OX03C10_PRE_ISP_E_HCG 0x524e
|
|
#define OX03C10_PRE_ISP_F_HCG 0x524f
|
|
#define OX03C10_PRE_ISP_1_HCG0 0x5250
|
|
#define OX03C10_PRE_ISP_1_HCG1 0x5251
|
|
#define OX03C10_PRE_ISP_1_HCG2 0x5252
|
|
#define OX03C10_PRE_ISP_1_HCG3 0x5253
|
|
#define OX03C10_PRE_ISP_1_HCG4 0x5254
|
|
#define OX03C10_PRE_ISP_1_HCG5 0x5255
|
|
#define OX03C10_PRE_ISP_1_HCG6 0x5256
|
|
#define OX03C10_PRE_ISP_1_HCG7 0x5257
|
|
#define OX03C10_PRE_ISP_1_HCG8 0x5258
|
|
#define OX03C10_PRE_ISP_1_HCG9 0x5259
|
|
#define OX03C10_PRE_ISP_1_HCGA 0x525a
|
|
#define OX03C10_PRE_ISP_1_HCGB 0x525b
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_0 0x525c
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_1 0x525d
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_2 0x525e
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_3 0x525f
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_4 0x5260
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_5 0x5261
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_6 0x5262
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_7 0x5263
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_8 0x5264
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_9 0x5265
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_A 0x5266
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_B 0x5267
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_C 0x5268
|
|
#define OX03C10_PRE_ISP_HCG_ISP_CTRL_RO_D 0x5269
|
|
#define OX03C10_AWB_GAIN_HCG_0 0x5280
|
|
#define OX03C10_AWB_GAIN_HCG_1 0x5281
|
|
#define OX03C10_AWB_GAIN_HCG_2 0x5282
|
|
#define OX03C10_AWB_GAIN_HCG_3 0x5283
|
|
#define OX03C10_AWB_GAIN_HCG_4 0x5284
|
|
#define OX03C10_AWB_GAIN_HCG_5 0x5285
|
|
#define OX03C10_AWB_GAIN_HCG_6 0x5286
|
|
#define OX03C10_AWB_GAIN_HCG_7 0x5287
|
|
#define OX03C10_AWB_GAIN_HCG_8 0x5288
|
|
#define OX03C10_AWB_GAIN_HCG_9 0x5289
|
|
#define OX03C10_AWB_GAIN_HCG_10 0x528a
|
|
#define OX03C10_AWB_GAIN_HCG_11 0x5290
|
|
#define OX03C10_AWB_GAIN_HCG_12 0x5291
|
|
#define OX03C10_DPC_HCG_NUM_0 0x52c0
|
|
#define OX03C10_DPC_HCG_NUM_1 0x52c1
|
|
#define OX03C10_DPC_HCG_NUM_2 0x52c2
|
|
#define OX03C10_DPC_HCG_NUM_3 0x52c3
|
|
#define OX03C10_DPC_HCG_NUM_4 0x52c4
|
|
#define OX03C10_DPC_HCG_NUM_5 0x52c5
|
|
#define OX03C10_DPC_HCG_0 0x52c6
|
|
#define OX03C10_DPC_HCG_1 0x52c7
|
|
#define OX03C10_DPC_HCG_2 0x52c8
|
|
#define OX03C10_DPC_HCG_3 0x52c9
|
|
#define OX03C10_DPC_HCG_4 0x52ca
|
|
#define OX03C10_DPC_HCG_5 0x52cb
|
|
#define OX03C10_DPC_HCG_6 0x52cc
|
|
#define OX03C10_DPC_HCG_7 0x52cd
|
|
#define OX03C10_DPC_HCG_8 0x52ce
|
|
#define OX03C10_DPC_HCG_9 0x52cf
|
|
#define OX03C10_DPC_HCG_A 0x52d0
|
|
#define OX03C10_DPC_HCG_B 0x52d1
|
|
#define OX03C10_DPC_HCG_C 0x52d2
|
|
#define OX03C10_DPC_HCG_14 0x52d4
|
|
#define OX03C10_DPC_HCG_15 0x52d5
|
|
#define OX03C10_DPC_HCG_16 0x52d6
|
|
#define OX03C10_DPC_HCG_17 0x52d7
|
|
#define OX03C10_DPC_HCG_18 0x52d8
|
|
#define OX03C10_DPC_HCG_19 0x52d9
|
|
#define OX03C10_DPC_HCG_1A 0x52da
|
|
#define OX03C10_DPC_HCG_1B 0x52db
|
|
#define OX03C10_DPC_HCG_1C 0x52dc
|
|
#define OX03C10_DPC_HCG_1D 0x52dd
|
|
#define OX03C10_DPC_HCG_1E 0x52de
|
|
#define OX03C10_DPC_HCG_26 0x52e6
|
|
#define OX03C10_DPC_HCG_27 0x52e7
|
|
#define OX03C10_DPC_HCG_28 0x52e8
|
|
#define OX03C10_DPC_HCG_29 0x52e9
|
|
#define OX03C10_DPC_HCG_2A 0x52ea
|
|
#define OX03C10_DPC_HCG_2B 0x52eb
|
|
#define OX03C10_DPC_HCG_2C 0x52ec
|
|
#define OX03C10_DPC_HCG_2D 0x52ed
|
|
#define OX03C10_DPC_HCG_2E 0x52ee
|
|
#define OX03C10_DPC_HCG_2F 0x52ef
|
|
#define OX03C10_OTP_DPC_HCG_0 0x5300
|
|
#define OX03C10_OTP_DPC_HCG_1 0x5301
|
|
#define OX03C10_OTP_DPC_HCG_2 0x5302
|
|
#define OX03C10_OTP_DPC_HCG_3 0x5303
|
|
#define OX03C10_OTP_DPC_HCG_4 0x5304
|
|
#define OX03C10_OTP_DPC_HCG_5 0x5305
|
|
#define OX03C10_OTP_DPC_HCG_6 0x5306
|
|
#define OX03C10_OTP_DPC_HCG_7 0x5307
|
|
#define OX03C10_OTP_DPC_HCG_8 0x5309
|
|
#define OX03C10_OTP_DPC_HCG_A 0x530a
|
|
#define OX03C10_OTP_DPC_HCG_B 0x530b
|
|
#define OX03C10_OTP_DPC_HCG_C 0x530c
|
|
#define OX03C10_OTP_DPC_HCG_D 0x530d
|
|
#define OX03C10_OTP_DPC_HCG_E 0x530e
|
|
#define OX03C10_OTP_DPC_HCG_F 0x530f
|
|
#define OX03C10_OTP_DPC_HCG_10 0x5310
|
|
#define OX03C10_OTP_DPC_HCG_11 0x5311
|
|
#define OX03C10_OTP_DPC_HCG_12 0x5312
|
|
#define OX03C10_OTP_DPC_HCG_13 0x5313
|
|
#define OX03C10_OTP_DPC_HCG_14 0x5314
|
|
#define OX03C10_OTP_DPC_HCG_15 0x5315
|
|
#define OX03C10_OTP_DPC_HCG_16 0x5316
|
|
#define OX03C10_OTP_DPC_HCG_17 0x5317
|
|
#define OX03C10_OTP_DPC_HCG_18 0x5318
|
|
#define OX03C10_OTP_DPC_HCG_19 0x5319
|
|
#define OX03C10_OTP_DPC_HCG_1A 0x531a
|
|
#define OX03C10_OTP_DPC_HCG_1B 0x531b
|
|
#define OX03C10_OTP_DPC_HCG_1C 0x531c
|
|
#define OX03C10_OTP_DPC_HCG_1D 0x531d
|
|
#define OX03C10_OTP_DPC_HCG_1E 0x531e
|
|
#define OX03C10_OTP_DPC_HCG_1F 0x531f
|
|
#define OX03C10_OTP_DPC_HCG_20 0x5320
|
|
#define OX03C10_OTP_DPC_HCG_21 0x5321
|
|
#define OX03C10_OTP_DPC_HCG_22 0x5322
|
|
#define OX03C10_OTP_DPC_HCG_23 0x5323
|
|
#define OX03C10_OTP_DPC_HCG_24 0x5324
|
|
#define OX03C10_OTP_DPC_HCG_25 0x5325
|
|
#define OX03C10_OTP_DPC_HCG_26 0x5326
|
|
#define OX03C10_OTP_DPC_HCG_27 0x5327
|
|
#define OX03C10_OTP_DPC_HCG_29 0x5329
|
|
#define OX03C10_OTP_DPC_HCG_2A 0x532a
|
|
#define OX03C10_OTP_DPC_HCG_2B 0x532b
|
|
#define OX03C10_OTP_DPC_HCG_2C 0x532c
|
|
#define OX03C10_OTP_DPC_HCG_2D 0x532d
|
|
#define OX03C10_OTP_DPC_HCG_2E 0x532e
|
|
#define OX03C10_OTP_DPC_HCG_2F 0x532f
|
|
#define OX03C10_OTP_DPC_HCG_31 0x5331
|
|
#define OX03C10_OTP_DPC_HCG_32 0x5332
|
|
#define OX03C10_OTP_DPC_HCG_33 0x5333
|
|
#define OX03C10_OTP_DPC_HCG_37 0x5337
|
|
#define OX03C10_PRE_RAWBIN_LCG_0 0x5400
|
|
#define OX03C10_PRE_RAWBIN_LCG_1 0x5401
|
|
#define OX03C10_PRE_RAWBIN_LCG_2 0x5402
|
|
#define OX03C10_PRE_RAWBIN_LCG_3 0x5403
|
|
#define OX03C10_PRE_RAWBIN_LCG_4 0x5404
|
|
#define OX03C10_PRE_ISP_0_LCG 0x5440
|
|
#define OX03C10_PRE_ISP_1_LCG 0x5441
|
|
#define OX03C10_PRE_ISP_2_LCG 0x5442
|
|
#define OX03C10_PRE_ISP_3_LCG 0x5443
|
|
#define OX03C10_PRE_ISP_4_LCG 0x5444
|
|
#define OX03C10_PRE_ISP_5_LCG 0x5445
|
|
#define OX03C10_PRE_ISP_6_LCG 0x5446
|
|
#define OX03C10_PRE_ISP_7_LCG 0x5447
|
|
#define OX03C10_PRE_ISP_8_LCG 0x5448
|
|
#define OX03C10_PRE_ISP_9_LCG 0x5449
|
|
#define OX03C10_PRE_ISP_A_LCG 0x544a
|
|
#define OX03C10_PRE_ISP_B_LCG 0x544b
|
|
#define OX03C10_PRE_ISP_C_LCG 0x544c
|
|
#define OX03C10_PRE_ISP_D_LCG 0x544d
|
|
#define OX03C10_PRE_ISP_E_LCG 0x544e
|
|
#define OX03C10_PRE_ISP_F_LCG 0x544f
|
|
#define OX03C10_PRE_ISP_1_LCG0 0x5450
|
|
#define OX03C10_PRE_ISP_1_LCG1 0x5451
|
|
#define OX03C10_PRE_ISP_1_LCG2 0x5452
|
|
#define OX03C10_PRE_ISP_1_LCG3 0x5453
|
|
#define OX03C10_PRE_ISP_1_LCG4 0x5454
|
|
#define OX03C10_PRE_ISP_1_LCG5 0x5455
|
|
#define OX03C10_PRE_ISP_1_LCG6 0x5456
|
|
#define OX03C10_PRE_ISP_1_LCG7 0x5457
|
|
#define OX03C10_PRE_ISP_1_LCG8 0x5458
|
|
#define OX03C10_PRE_ISP_1_LCG9 0x5459
|
|
#define OX03C10_PRE_ISP_1_LCGA 0x545a
|
|
#define OX03C10_PRE_ISP_1_LCGB 0x545b
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_0 0x545c
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_1 0x545d
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_2 0x545e
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_3 0x545f
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_4 0x5460
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_5 0x5461
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_6 0x5462
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_7 0x5463
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_8 0x5464
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_9 0x5465
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_A 0x5466
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_B 0x5467
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_C 0x5468
|
|
#define OX03C10_PRE_ISP_LCG_ISP_CTRL_RO_D 0x5469
|
|
#define OX03C10_AWB_GAIN_LCG_0 0x5480
|
|
#define OX03C10_AWB_GAIN_LCG_1 0x5481
|
|
#define OX03C10_AWB_GAIN_LCG_2 0x5482
|
|
#define OX03C10_AWB_GAIN_LCG_3 0x5483
|
|
#define OX03C10_AWB_GAIN_LCG_4 0x5484
|
|
#define OX03C10_AWB_GAIN_LCG_5 0x5485
|
|
#define OX03C10_AWB_GAIN_LCG_6 0x5486
|
|
#define OX03C10_AWB_GAIN_LCG_7 0x5487
|
|
#define OX03C10_AWB_GAIN_LCG_8 0x5488
|
|
#define OX03C10_AWB_GAIN_LCG_9 0x5489
|
|
#define OX03C10_AWB_GAIN_LCG_10 0x548a
|
|
#define OX03C10_AWB_GAIN_LCG_11 0x5490
|
|
#define OX03C10_AWB_GAIN_LCG_12 0x5491
|
|
#define OX03C10_DPC_LCG_NUM_0 0x54c0
|
|
#define OX03C10_DPC_LCG_NUM_1 0x54c1
|
|
#define OX03C10_DPC_LCG_NUM_2 0x54c2
|
|
#define OX03C10_DPC_LCG_NUM_3 0x54c3
|
|
#define OX03C10_DPC_LCG_NUM_4 0x54c4
|
|
#define OX03C10_DPC_LCG_NUM_5 0x54c5
|
|
#define OX03C10_DPC_LCG_0 0x54c6
|
|
#define OX03C10_DPC_LCG_1 0x54c7
|
|
#define OX03C10_DPC_LCG_2 0x54c8
|
|
#define OX03C10_DPC_LCG_3 0x54c9
|
|
#define OX03C10_DPC_LCG_4 0x54ca
|
|
#define OX03C10_DPC_LCG_5 0x54cb
|
|
#define OX03C10_DPC_LCG_6 0x54cc
|
|
#define OX03C10_DPC_LCG_7 0x54cd
|
|
#define OX03C10_DPC_LCG_8 0x54ce
|
|
#define OX03C10_DPC_LCG_9 0x54cf
|
|
#define OX03C10_DPC_LCG_A 0x54d0
|
|
#define OX03C10_DPC_LCG_B 0x54d1
|
|
#define OX03C10_DPC_LCG_C 0x54d2
|
|
#define OX03C10_DPC_LCG_14 0x54d4
|
|
#define OX03C10_DPC_LCG_15 0x54d5
|
|
#define OX03C10_DPC_LCG_16 0x54d6
|
|
#define OX03C10_DPC_LCG_17 0x54d7
|
|
#define OX03C10_DPC_LCG_18 0x54d8
|
|
#define OX03C10_DPC_LCG_19 0x54d9
|
|
#define OX03C10_DPC_LCG_1A 0x54da
|
|
#define OX03C10_DPC_LCG_1B 0x54db
|
|
#define OX03C10_DPC_LCG_1C 0x54dc
|
|
#define OX03C10_DPC_LCG_1D 0x54dd
|
|
#define OX03C10_DPC_LCG_1E 0x54de
|
|
#define OX03C10_DPC_LCG_26 0x54e6
|
|
#define OX03C10_DPC_LCG_27 0x54e7
|
|
#define OX03C10_DPC_LCG_28 0x54e8
|
|
#define OX03C10_DPC_LCG_29 0x54e9
|
|
#define OX03C10_DPC_LCG_2A 0x54ea
|
|
#define OX03C10_DPC_LCG_2B 0x54eb
|
|
#define OX03C10_DPC_LCG_2C 0x54ec
|
|
#define OX03C10_DPC_LCG_2D 0x54ed
|
|
#define OX03C10_DPC_LCG_2E 0x54ee
|
|
#define OX03C10_DPC_LCG_2F 0x54ef
|
|
#define OX03C10_OTP_DPC_LCG_0 0x5500
|
|
#define OX03C10_OTP_DPC_LCG_1 0x5501
|
|
#define OX03C10_OTP_DPC_LCG_2 0x5502
|
|
#define OX03C10_OTP_DPC_LCG_3 0x5503
|
|
#define OX03C10_OTP_DPC_LCG_4 0x5504
|
|
#define OX03C10_OTP_DPC_LCG_5 0x5505
|
|
#define OX03C10_OTP_DPC_LCG_6 0x5506
|
|
#define OX03C10_OTP_DPC_LCG_7 0x5507
|
|
#define OX03C10_OTP_DPC_LCG_8 0x5509
|
|
#define OX03C10_OTP_DPC_LCG_A 0x550a
|
|
#define OX03C10_OTP_DPC_LCG_B 0x550b
|
|
#define OX03C10_OTP_DPC_LCG_C 0x550c
|
|
#define OX03C10_OTP_DPC_LCG_D 0x550d
|
|
#define OX03C10_OTP_DPC_LCG_E 0x550e
|
|
#define OX03C10_OTP_DPC_LCG_F 0x550f
|
|
#define OX03C10_OTP_DPC_LCG_10 0x5510
|
|
#define OX03C10_OTP_DPC_LCG_11 0x5511
|
|
#define OX03C10_OTP_DPC_LCG_12 0x5512
|
|
#define OX03C10_OTP_DPC_LCG_13 0x5513
|
|
#define OX03C10_OTP_DPC_LCG_14 0x5514
|
|
#define OX03C10_OTP_DPC_LCG_15 0x5515
|
|
#define OX03C10_OTP_DPC_LCG_16 0x5516
|
|
#define OX03C10_OTP_DPC_LCG_17 0x5517
|
|
#define OX03C10_OTP_DPC_LCG_18 0x5518
|
|
#define OX03C10_OTP_DPC_LCG_19 0x5519
|
|
#define OX03C10_OTP_DPC_LCG_1A 0x551a
|
|
#define OX03C10_OTP_DPC_LCG_1B 0x551b
|
|
#define OX03C10_OTP_DPC_LCG_1C 0x551c
|
|
#define OX03C10_OTP_DPC_LCG_1D 0x551d
|
|
#define OX03C10_OTP_DPC_LCG_1E 0x551e
|
|
#define OX03C10_OTP_DPC_LCG_1F 0x551f
|
|
#define OX03C10_OTP_DPC_LCG_20 0x5520
|
|
#define OX03C10_OTP_DPC_LCG_21 0x5521
|
|
#define OX03C10_OTP_DPC_LCG_22 0x5522
|
|
#define OX03C10_OTP_DPC_LCG_23 0x5523
|
|
#define OX03C10_OTP_DPC_LCG_24 0x5524
|
|
#define OX03C10_OTP_DPC_LCG_25 0x5525
|
|
#define OX03C10_OTP_DPC_LCG_26 0x5526
|
|
#define OX03C10_OTP_DPC_LCG_27 0x5527
|
|
#define OX03C10_OTP_DPC_LCG_29 0x5529
|
|
#define OX03C10_OTP_DPC_LCG_2A 0x552a
|
|
#define OX03C10_OTP_DPC_LCG_2B 0x552b
|
|
#define OX03C10_OTP_DPC_LCG_2C 0x552c
|
|
#define OX03C10_OTP_DPC_LCG_2D 0x552d
|
|
#define OX03C10_OTP_DPC_LCG_2E 0x552e
|
|
#define OX03C10_OTP_DPC_LCG_2F 0x552f
|
|
#define OX03C10_OTP_DPC_LCG_31 0x5531
|
|
#define OX03C10_OTP_DPC_LCG_32 0x5532
|
|
#define OX03C10_OTP_DPC_LCG_33 0x5533
|
|
#define OX03C10_OTP_DPC_LCG_37 0x5537
|
|
#define OX03C10_PRE_RAWBIN_SPD_0 0x5600
|
|
#define OX03C10_PRE_RAWBIN_SPD_1 0x5601
|
|
#define OX03C10_PRE_RAWBIN_SPD_2 0x5602
|
|
#define OX03C10_PRE_RAWBIN_SPD_3 0x5603
|
|
#define OX03C10_PRE_RAWBIN_SPD_4 0x5604
|
|
#define OX03C10_PRE_ISP_0_SPD 0x5640
|
|
#define OX03C10_PRE_ISP_1_SPD 0x5641
|
|
#define OX03C10_PRE_ISP_2_SPD 0x5642
|
|
#define OX03C10_PRE_ISP_3_SPD 0x5643
|
|
#define OX03C10_PRE_ISP_4_SPD 0x5644
|
|
#define OX03C10_PRE_ISP_5_SPD 0x5645
|
|
#define OX03C10_PRE_ISP_6_SPD 0x5646
|
|
#define OX03C10_PRE_ISP_7_SPD 0x5647
|
|
#define OX03C10_PRE_ISP_8_SPD 0x5648
|
|
#define OX03C10_PRE_ISP_9_SPD 0x5649
|
|
#define OX03C10_PRE_ISP_A_SPD 0x564a
|
|
#define OX03C10_PRE_ISP_B_SPD 0x564b
|
|
#define OX03C10_PRE_ISP_C_SPD 0x564c
|
|
#define OX03C10_PRE_ISP_D_SPD 0x564d
|
|
#define OX03C10_PRE_ISP_E_SPD 0x564e
|
|
#define OX03C10_PRE_ISP_F_SPD 0x564f
|
|
#define OX03C10_PRE_ISP_1_SPD0 0x5650
|
|
#define OX03C10_PRE_ISP_1_SPD1 0x5651
|
|
#define OX03C10_PRE_ISP_1_SPD2 0x5652
|
|
#define OX03C10_PRE_ISP_1_SPD3 0x5653
|
|
#define OX03C10_PRE_ISP_1_SPD4 0x5654
|
|
#define OX03C10_PRE_ISP_1_SPD5 0x5655
|
|
#define OX03C10_PRE_ISP_1_SPD6 0x5656
|
|
#define OX03C10_PRE_ISP_1_SPD7 0x5657
|
|
#define OX03C10_PRE_ISP_1_SPD8 0x5658
|
|
#define OX03C10_PRE_ISP_1_SPD9 0x5659
|
|
#define OX03C10_PRE_ISP_1_SPDA 0x565a
|
|
#define OX03C10_PRE_ISP_1_SPDB 0x565b
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_0 0x565c
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_1 0x565d
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_2 0x565e
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_3 0x565f
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_4 0x5660
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_5 0x5661
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_6 0x5662
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_7 0x5663
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_8 0x5664
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_9 0x5665
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_A 0x5666
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_B 0x5667
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_C 0x5668
|
|
#define OX03C10_PRE_ISP_SPD_ISP_CTRL_RO_D 0x5669
|
|
#define OX03C10_AWB_GAIN_SPD_0 0x5680
|
|
#define OX03C10_AWB_GAIN_SPD_1 0x5681
|
|
#define OX03C10_AWB_GAIN_SPD_2 0x5682
|
|
#define OX03C10_AWB_GAIN_SPD_3 0x5683
|
|
#define OX03C10_AWB_GAIN_SPD_4 0x5684
|
|
#define OX03C10_AWB_GAIN_SPD_5 0x5685
|
|
#define OX03C10_AWB_GAIN_SPD_6 0x5686
|
|
#define OX03C10_AWB_GAIN_SPD_7 0x5687
|
|
#define OX03C10_AWB_GAIN_SPD_8 0x5688
|
|
#define OX03C10_AWB_GAIN_SPD_9 0x5689
|
|
#define OX03C10_AWB_GAIN_SPD_10 0x568a
|
|
#define OX03C10_AWB_GAIN_SPD_11 0x5690
|
|
#define OX03C10_AWB_GAIN_SPD_12 0x5691
|
|
#define OX03C10_DPC_SPD_NUM_0 0x56c0
|
|
#define OX03C10_DPC_SPD_NUM_1 0x56c1
|
|
#define OX03C10_DPC_SPD_NUM_2 0x56c2
|
|
#define OX03C10_DPC_SPD_NUM_3 0x56c3
|
|
#define OX03C10_DPC_SPD_NUM_4 0x56c4
|
|
#define OX03C10_DPC_SPD_NUM_5 0x56c5
|
|
#define OX03C10_DPC_SPD_0 0x56c6
|
|
#define OX03C10_DPC_SPD_1 0x56c7
|
|
#define OX03C10_DPC_SPD_2 0x56c8
|
|
#define OX03C10_DPC_SPD_3 0x56c9
|
|
#define OX03C10_DPC_SPD_4 0x56ca
|
|
#define OX03C10_DPC_SPD_5 0x56cb
|
|
#define OX03C10_DPC_SPD_6 0x56cc
|
|
#define OX03C10_DPC_SPD_7 0x56cd
|
|
#define OX03C10_DPC_SPD_8 0x56ce
|
|
#define OX03C10_DPC_SPD_9 0x56cf
|
|
#define OX03C10_DPC_SPD_A 0x56d0
|
|
#define OX03C10_DPC_SPD_B 0x56d1
|
|
#define OX03C10_DPC_SPD_C 0x56d2
|
|
#define OX03C10_DPC_SPD_14 0x56d4
|
|
#define OX03C10_DPC_SPD_15 0x56d5
|
|
#define OX03C10_DPC_SPD_16 0x56d6
|
|
#define OX03C10_DPC_SPD_17 0x56d7
|
|
#define OX03C10_DPC_SPD_18 0x56d8
|
|
#define OX03C10_DPC_SPD_19 0x56d9
|
|
#define OX03C10_DPC_SPD_1A 0x56da
|
|
#define OX03C10_DPC_SPD_1B 0x56db
|
|
#define OX03C10_DPC_SPD_1C 0x56dc
|
|
#define OX03C10_DPC_SPD_1D 0x56dd
|
|
#define OX03C10_DPC_SPD_1E 0x56de
|
|
#define OX03C10_DPC_SPD_26 0x56e6
|
|
#define OX03C10_DPC_SPD_27 0x56e7
|
|
#define OX03C10_DPC_SPD_28 0x56e8
|
|
#define OX03C10_DPC_SPD_29 0x56e9
|
|
#define OX03C10_DPC_SPD_2A 0x56ea
|
|
#define OX03C10_DPC_SPD_2B 0x56eb
|
|
#define OX03C10_DPC_SPD_2C 0x56ec
|
|
#define OX03C10_DPC_SPD_2D 0x56ed
|
|
#define OX03C10_DPC_SPD_2E 0x56ee
|
|
#define OX03C10_DPC_SPD_2F 0x56ef
|
|
#define OX03C10_OTP_DPC_SPD_0 0x5700
|
|
#define OX03C10_OTP_DPC_SPD_1 0x5701
|
|
#define OX03C10_OTP_DPC_SPD_2 0x5702
|
|
#define OX03C10_OTP_DPC_SPD_3 0x5703
|
|
#define OX03C10_OTP_DPC_SPD_4 0x5704
|
|
#define OX03C10_OTP_DPC_SPD_5 0x5705
|
|
#define OX03C10_OTP_DPC_SPD_6 0x5706
|
|
#define OX03C10_OTP_DPC_SPD_7 0x5707
|
|
#define OX03C10_OTP_DPC_SPD_8 0x5709
|
|
#define OX03C10_OTP_DPC_SPD_A 0x570a
|
|
#define OX03C10_OTP_DPC_SPD_B 0x570b
|
|
#define OX03C10_OTP_DPC_SPD_C 0x570c
|
|
#define OX03C10_OTP_DPC_SPD_D 0x570d
|
|
#define OX03C10_OTP_DPC_SPD_E 0x570e
|
|
#define OX03C10_OTP_DPC_SPD_F 0x570f
|
|
#define OX03C10_OTP_DPC_SPD_10 0x5710
|
|
#define OX03C10_OTP_DPC_SPD_11 0x5711
|
|
#define OX03C10_OTP_DPC_SPD_12 0x5712
|
|
#define OX03C10_OTP_DPC_SPD_13 0x5713
|
|
#define OX03C10_OTP_DPC_SPD_14 0x5714
|
|
#define OX03C10_OTP_DPC_SPD_15 0x5715
|
|
#define OX03C10_OTP_DPC_SPD_16 0x5716
|
|
#define OX03C10_OTP_DPC_SPD_17 0x5717
|
|
#define OX03C10_OTP_DPC_SPD_18 0x5718
|
|
#define OX03C10_OTP_DPC_SPD_19 0x5719
|
|
#define OX03C10_OTP_DPC_SPD_1A 0x571a
|
|
#define OX03C10_OTP_DPC_SPD_1B 0x571b
|
|
#define OX03C10_OTP_DPC_SPD_1C 0x571c
|
|
#define OX03C10_OTP_DPC_SPD_1D 0x571d
|
|
#define OX03C10_OTP_DPC_SPD_1E 0x571e
|
|
#define OX03C10_OTP_DPC_SPD_1F 0x571f
|
|
#define OX03C10_OTP_DPC_SPD_20 0x5720
|
|
#define OX03C10_OTP_DPC_SPD_21 0x5721
|
|
#define OX03C10_OTP_DPC_SPD_22 0x5722
|
|
#define OX03C10_OTP_DPC_SPD_23 0x5723
|
|
#define OX03C10_OTP_DPC_SPD_24 0x5724
|
|
#define OX03C10_OTP_DPC_SPD_25 0x5725
|
|
#define OX03C10_OTP_DPC_SPD_26 0x5726
|
|
#define OX03C10_OTP_DPC_SPD_27 0x5727
|
|
#define OX03C10_OTP_DPC_SPD_29 0x5729
|
|
#define OX03C10_OTP_DPC_SPD_2A 0x572a
|
|
#define OX03C10_OTP_DPC_SPD_2B 0x572b
|
|
#define OX03C10_OTP_DPC_SPD_2C 0x572c
|
|
#define OX03C10_OTP_DPC_SPD_2D 0x572d
|
|
#define OX03C10_OTP_DPC_SPD_2E 0x572e
|
|
#define OX03C10_OTP_DPC_SPD_2F 0x572f
|
|
#define OX03C10_OTP_DPC_SPD_31 0x5731
|
|
#define OX03C10_OTP_DPC_SPD_32 0x5732
|
|
#define OX03C10_OTP_DPC_SPD_33 0x5733
|
|
#define OX03C10_OTP_DPC_SPD_37 0x5737
|
|
#define OX03C10_PRE_RAWBIN_VS_0 0x5800
|
|
#define OX03C10_PRE_RAWBIN_VS_1 0x5801
|
|
#define OX03C10_PRE_RAWBIN_VS_2 0x5802
|
|
#define OX03C10_PRE_RAWBIN_VS_3 0x5803
|
|
#define OX03C10_PRE_RAWBIN_VS_4 0x5804
|
|
#define OX03C10_PRE_ISP_0_VS 0x5840
|
|
#define OX03C10_PRE_ISP_1_VS 0x5841
|
|
#define OX03C10_PRE_ISP_2_VS 0x5842
|
|
#define OX03C10_PRE_ISP_3_VS 0x5843
|
|
#define OX03C10_PRE_ISP_4_VS 0x5844
|
|
#define OX03C10_PRE_ISP_5_VS 0x5845
|
|
#define OX03C10_PRE_ISP_6_VS 0x5846
|
|
#define OX03C10_PRE_ISP_7_VS 0x5847
|
|
#define OX03C10_PRE_ISP_8_VS 0x5848
|
|
#define OX03C10_PRE_ISP_9_VS 0x5849
|
|
#define OX03C10_PRE_ISP_A_VS 0x584a
|
|
#define OX03C10_PRE_ISP_B_VS 0x584b
|
|
#define OX03C10_PRE_ISP_C_VS 0x584c
|
|
#define OX03C10_PRE_ISP_D_VS 0x584d
|
|
#define OX03C10_PRE_ISP_E_VS 0x584e
|
|
#define OX03C10_PRE_ISP_F_VS 0x584f
|
|
#define OX03C10_PRE_ISP_1_VS0 0x5850
|
|
#define OX03C10_PRE_ISP_1_VS1 0x5851
|
|
#define OX03C10_PRE_ISP_1_VS2 0x5852
|
|
#define OX03C10_PRE_ISP_1_VS3 0x5853
|
|
#define OX03C10_PRE_ISP_1_VS4 0x5854
|
|
#define OX03C10_PRE_ISP_1_VS5 0x5855
|
|
#define OX03C10_PRE_ISP_1_VS6 0x5856
|
|
#define OX03C10_PRE_ISP_1_VS7 0x5857
|
|
#define OX03C10_PRE_ISP_1_VS8 0x5858
|
|
#define OX03C10_PRE_ISP_1_VS9 0x5859
|
|
#define OX03C10_PRE_ISP_1_VSA 0x585a
|
|
#define OX03C10_PRE_ISP_1_VSB 0x585b
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_0 0x585c
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_1 0x585d
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_2 0x585e
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_3 0x585f
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_4 0x5860
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_5 0x5861
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_6 0x5862
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_7 0x5863
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_8 0x5864
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_9 0x5865
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_A 0x5866
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_B 0x5867
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_C 0x5868
|
|
#define OX03C10_PRE_ISP_VS_ISP_CTRL_RO_D 0x5869
|
|
#define OX03C10_AWB_GAIN_VS_0 0x5880
|
|
#define OX03C10_AWB_GAIN_VS_1 0x5881
|
|
#define OX03C10_AWB_GAIN_VS_2 0x5882
|
|
#define OX03C10_AWB_GAIN_VS_3 0x5883
|
|
#define OX03C10_AWB_GAIN_VS_4 0x5884
|
|
#define OX03C10_AWB_GAIN_VS_5 0x5885
|
|
#define OX03C10_AWB_GAIN_VS_6 0x5886
|
|
#define OX03C10_AWB_GAIN_VS_7 0x5887
|
|
#define OX03C10_AWB_GAIN_VS_8 0x5888
|
|
#define OX03C10_AWB_GAIN_VS_9 0x5889
|
|
#define OX03C10_AWB_GAIN_VS_10 0x588a
|
|
#define OX03C10_AWB_GAIN_VS_11 0x5890
|
|
#define OX03C10_AWB_GAIN_VS_12 0x5891
|
|
#define OX03C10_DPC_VS_NUM_0 0x58c0
|
|
#define OX03C10_DPC_VS_NUM_1 0x58c1
|
|
#define OX03C10_DPC_VS_NUM_2 0x58c2
|
|
#define OX03C10_DPC_VS_NUM_3 0x58c3
|
|
#define OX03C10_DPC_VS_NUM_4 0x58c4
|
|
#define OX03C10_DPC_VS_NUM_5 0x58c5
|
|
#define OX03C10_DPC_VS_0 0x58c6
|
|
#define OX03C10_DPC_VS_1 0x58c7
|
|
#define OX03C10_DPC_VS_2 0x58c8
|
|
#define OX03C10_DPC_VS_3 0x58c9
|
|
#define OX03C10_DPC_VS_4 0x58ca
|
|
#define OX03C10_DPC_VS_5 0x58cb
|
|
#define OX03C10_DPC_VS_6 0x58cc
|
|
#define OX03C10_DPC_VS_7 0x58cd
|
|
#define OX03C10_DPC_VS_8 0x58ce
|
|
#define OX03C10_DPC_VS_9 0x58cf
|
|
#define OX03C10_DPC_VS_A 0x58d0
|
|
#define OX03C10_DPC_VS_B 0x58d1
|
|
#define OX03C10_DPC_VS_C 0x58d2
|
|
#define OX03C10_DPC_VS_14 0x58d4
|
|
#define OX03C10_DPC_VS_15 0x58d5
|
|
#define OX03C10_DPC_VS_16 0x58d6
|
|
#define OX03C10_DPC_VS_17 0x58d7
|
|
#define OX03C10_DPC_VS_18 0x58d8
|
|
#define OX03C10_DPC_VS_19 0x58d9
|
|
#define OX03C10_DPC_VS_1A 0x58da
|
|
#define OX03C10_DPC_VS_1B 0x58db
|
|
#define OX03C10_DPC_VS_1C 0x58dc
|
|
#define OX03C10_DPC_VS_1D 0x58dd
|
|
#define OX03C10_DPC_VS_1E 0x58de
|
|
#define OX03C10_DPC_VS_26 0x58e6
|
|
#define OX03C10_DPC_VS_27 0x58e7
|
|
#define OX03C10_DPC_VS_28 0x58e8
|
|
#define OX03C10_DPC_VS_29 0x58e9
|
|
#define OX03C10_DPC_VS_2A 0x58ea
|
|
#define OX03C10_DPC_VS_2B 0x58eb
|
|
#define OX03C10_DPC_VS_2C 0x58ec
|
|
#define OX03C10_DPC_VS_2D 0x58ed
|
|
#define OX03C10_DPC_VS_2E 0x58ee
|
|
#define OX03C10_DPC_VS_2F 0x58ef
|
|
#define OX03C10_OTP_DPC_VS_0 0x5900
|
|
#define OX03C10_OTP_DPC_VS_1 0x5901
|
|
#define OX03C10_OTP_DPC_VS_2 0x5902
|
|
#define OX03C10_OTP_DPC_VS_3 0x5903
|
|
#define OX03C10_OTP_DPC_VS_4 0x5904
|
|
#define OX03C10_OTP_DPC_VS_5 0x5905
|
|
#define OX03C10_OTP_DPC_VS_6 0x5906
|
|
#define OX03C10_OTP_DPC_VS_7 0x5907
|
|
#define OX03C10_OTP_DPC_VS_8 0x5909
|
|
#define OX03C10_OTP_DPC_VS_A 0x590a
|
|
#define OX03C10_OTP_DPC_VS_B 0x590b
|
|
#define OX03C10_OTP_DPC_VS_C 0x590c
|
|
#define OX03C10_OTP_DPC_VS_D 0x590d
|
|
#define OX03C10_OTP_DPC_VS_E 0x590e
|
|
#define OX03C10_OTP_DPC_VS_F 0x590f
|
|
#define OX03C10_OTP_DPC_VS_10 0x5910
|
|
#define OX03C10_OTP_DPC_VS_11 0x5911
|
|
#define OX03C10_OTP_DPC_VS_12 0x5912
|
|
#define OX03C10_OTP_DPC_VS_13 0x5913
|
|
#define OX03C10_OTP_DPC_VS_14 0x5914
|
|
#define OX03C10_OTP_DPC_VS_15 0x5915
|
|
#define OX03C10_OTP_DPC_VS_16 0x5916
|
|
#define OX03C10_OTP_DPC_VS_17 0x5917
|
|
#define OX03C10_OTP_DPC_VS_18 0x5918
|
|
#define OX03C10_OTP_DPC_VS_19 0x5919
|
|
#define OX03C10_OTP_DPC_VS_1A 0x591a
|
|
#define OX03C10_OTP_DPC_VS_1B 0x591b
|
|
#define OX03C10_OTP_DPC_VS_1C 0x591c
|
|
#define OX03C10_OTP_DPC_VS_1D 0x591d
|
|
#define OX03C10_OTP_DPC_VS_1E 0x591e
|
|
#define OX03C10_OTP_DPC_VS_1F 0x591f
|
|
#define OX03C10_OTP_DPC_VS_20 0x5920
|
|
#define OX03C10_OTP_DPC_VS_21 0x5921
|
|
#define OX03C10_OTP_DPC_VS_22 0x5922
|
|
#define OX03C10_OTP_DPC_VS_23 0x5923
|
|
#define OX03C10_OTP_DPC_VS_24 0x5924
|
|
#define OX03C10_OTP_DPC_VS_25 0x5925
|
|
#define OX03C10_OTP_DPC_VS_26 0x5926
|
|
#define OX03C10_OTP_DPC_VS_27 0x5927
|
|
#define OX03C10_OTP_DPC_VS_29 0x5929
|
|
#define OX03C10_OTP_DPC_VS_2A 0x592a
|
|
#define OX03C10_OTP_DPC_VS_2B 0x592b
|
|
#define OX03C10_OTP_DPC_VS_2C 0x592c
|
|
#define OX03C10_OTP_DPC_VS_2D 0x592d
|
|
#define OX03C10_OTP_DPC_VS_2E 0x592e
|
|
#define OX03C10_OTP_DPC_VS_2F 0x592f
|
|
#define OX03C10_OTP_DPC_VS_31 0x5931
|
|
#define OX03C10_OTP_DPC_VS_32 0x5932
|
|
#define OX03C10_OTP_DPC_VS_33 0x5933
|
|
#define OX03C10_OTP_DPC_VS_37 0x5937
|
|
#define OX03C10_LENC_0 0x5a00
|
|
#define OX03C10_LENC_1 0x5a01
|
|
#define OX03C10_LENC_2 0x5a02
|
|
#define OX03C10_LENC_3 0x5a03
|
|
#define OX03C10_LENC_4 0x5a04
|
|
#define OX03C10_LENC_5 0x5a05
|
|
#define OX03C10_LENC_6 0x5a06
|
|
#define OX03C10_LENC_7 0x5a07
|
|
#define OX03C10_LENC_8 0x5a08
|
|
#define OX03C10_LENC_9 0x5a09
|
|
#define OX03C10_LENC_A 0x5a0a
|
|
#define OX03C10_LENC_B 0x5a0b
|
|
#define OX03C10_LENC_C 0x5a0c
|
|
#define OX03C10_LENC_D 0x5a0d
|
|
#define OX03C10_LENC_E 0x5a0e
|
|
#define OX03C10_LENC_F 0x5a0f
|
|
#define OX03C10_LENC_10 0x5a10
|
|
#define OX03C10_LENC_11 0x5a11
|
|
#define OX03C10_LENC_12 0x5a12
|
|
#define OX03C10_LENC_13 0x5a13
|
|
#define OX03C10_LENC_14 0x5a14
|
|
#define OX03C10_LENC_15 0x5a15
|
|
#define OX03C10_LENC_16 0x5a16
|
|
#define OX03C10_LENC_17 0x5a17
|
|
#define OX03C10_LENC_18 0x5a18
|
|
#define OX03C10_LENC_19 0x5a19
|
|
#define OX03C10_LENC_1A 0x5a1a
|
|
#define OX03C10_LENC_20 0x5a20
|
|
#define OX03C10_LENC_21 0x5a21
|
|
#define OX03C10_LENC_22 0x5a22
|
|
#define OX03C10_LENC_23 0x5a23
|
|
#define OX03C10_LENC_24 0x5a24
|
|
#define OX03C10_LENC_25 0x5a25
|
|
#define OX03C10_LENC_26 0x5a26
|
|
#define OX03C10_LENC_27 0x5a27
|
|
#define OX03C10_LENC_28 0x5a28
|
|
#define OX03C10_LENC_29 0x5a29
|
|
#define OX03C10_LENC_2A 0x5a2a
|
|
#define OX03C10_LENC_2B 0x5a2b
|
|
#define OX03C10_LENC_2C 0x5a2c
|
|
#define OX03C10_LENC_2D 0x5a2d
|
|
#define OX03C10_LENC_2E 0x5a2e
|
|
#define OX03C10_LENC_2F 0x5a2f
|
|
#define OX03C10_LENC_30 0x5a30
|
|
#define OX03C10_LENC_31 0x5a31
|
|
#define OX03C10_LENC_32 0x5a32
|
|
#define OX03C10_LENC_33 0x5a33
|
|
#define OX03C10_LENC_34 0x5a34
|
|
#define OX03C10_LENC_35 0x5a35
|
|
#define OX03C10_LENC_36 0x5a36
|
|
#define OX03C10_LENC_37 0x5a37
|
|
#define OX03C10_LENC_38 0x5a38
|
|
#define OX03C10_LENC_39 0x5a39
|
|
#define OX03C10_LENC_3A 0x5a3a
|
|
#define OX03C10_LENC_3B 0x5a3b
|
|
#define OX03C10_LENC_3C 0x5a3c
|
|
#define OX03C10_LENC_3D 0x5a3d
|
|
#define OX03C10_LENC_3E 0x5a3e
|
|
#define OX03C10_LENC_3F 0x5a3f
|
|
#define OX03C10_LENC_40 0x5a40
|
|
#define OX03C10_LENC_41 0x5a41
|
|
#define OX03C10_LENC_42 0x5a42
|
|
#define OX03C10_LENC_43 0x5a43
|
|
#define OX03C10_LENC_44 0x5a44
|
|
#define OX03C10_LENC_45 0x5a45
|
|
#define OX03C10_LENC_46 0x5a46
|
|
#define OX03C10_LENC_47 0x5a47
|
|
#define OX03C10_LENC_48 0x5a48
|
|
#define OX03C10_LENC_49 0x5a49
|
|
#define OX03C10_LENC_4A 0x5a4a
|
|
#define OX03C10_LENC_4B 0x5a4b
|
|
#define OX03C10_LENC_4C 0x5a4c
|
|
#define OX03C10_LENC_4D 0x5a4d
|
|
#define OX03C10_LENC_4E 0x5a4e
|
|
#define OX03C10_LENC_4F 0x5a4f
|
|
#define OX03C10_LENC_50 0x5a50
|
|
#define OX03C10_LENC_51 0x5a51
|
|
#define OX03C10_LENC_52 0x5a52
|
|
#define OX03C10_LENC_53 0x5a53
|
|
#define OX03C10_LENC_54 0x5a54
|
|
#define OX03C10_LENC_55 0x5a55
|
|
#define OX03C10_LENC_56 0x5a56
|
|
#define OX03C10_LENC_57 0x5a57
|
|
#define OX03C10_LENC_58 0x5a58
|
|
#define OX03C10_LENC_59 0x5a59
|
|
#define OX03C10_LENC_5A 0x5a5a
|
|
#define OX03C10_LENC_5B 0x5a5b
|
|
#define OX03C10_LENC_5C 0x5a5c
|
|
#define OX03C10_LENC_5D 0x5a5d
|
|
#define OX03C10_LENC_5E 0x5a5e
|
|
#define OX03C10_LENC_5F 0x5a5f
|
|
#define OX03C10_LENC_60 0x5a60
|
|
#define OX03C10_LENC_61 0x5a61
|
|
#define OX03C10_LENC_62 0x5a62
|
|
#define OX03C10_LENC_63 0x5a63
|
|
#define OX03C10_LENC_64 0x5a64
|
|
#define OX03C10_LENC_65 0x5a65
|
|
#define OX03C10_LENC_66 0x5a66
|
|
#define OX03C10_LENC_67 0x5a67
|
|
#define OX03C10_LENC_68 0x5a68
|
|
#define OX03C10_LENC_69 0x5a69
|
|
#define OX03C10_LENC_6A 0x5a6a
|
|
#define OX03C10_LENC_6B 0x5a6b
|
|
#define OX03C10_LENC_6C 0x5a6c
|
|
#define OX03C10_LENC_6D 0x5a6d
|
|
#define OX03C10_LENC_6E 0x5a6e
|
|
#define OX03C10_LENC_6F 0x5a6f
|
|
#define OX03C10_LENC_70 0x5a70
|
|
#define OX03C10_LENC_71 0x5a71
|
|
#define OX03C10_LENC_72 0x5a72
|
|
#define OX03C10_LENC_73 0x5a73
|
|
#define OX03C10_LENC_74 0x5a74
|
|
#define OX03C10_LENC_75 0x5a75
|
|
#define OX03C10_LENC_76 0x5a76
|
|
#define OX03C10_LENC_77 0x5a77
|
|
#define OX03C10_LENC_78 0x5a78
|
|
#define OX03C10_LENC_79 0x5a79
|
|
#define OX03C10_LENC_7A 0x5a7a
|
|
#define OX03C10_LENC_7B 0x5a7b
|
|
#define OX03C10_LENC_7C 0x5a7c
|
|
#define OX03C10_LENC_7D 0x5a7d
|
|
#define OX03C10_LENC_7E 0x5a7e
|
|
#define OX03C10_LENC_7F 0x5a7f
|
|
#define OX03C10_LENC_80 0x5a80
|
|
#define OX03C10_LENC_81 0x5a81
|
|
#define OX03C10_LENC_82 0x5a82
|
|
#define OX03C10_LENC_83 0x5a83
|
|
#define OX03C10_LENC_84 0x5a84
|
|
#define OX03C10_LENC_85 0x5a85
|
|
#define OX03C10_LENC_86 0x5a86
|
|
#define OX03C10_LENC_87 0x5a87
|
|
#define OX03C10_LENC_88 0x5a88
|
|
#define OX03C10_LENC_89 0x5a89
|
|
#define OX03C10_LENC_8A 0x5a8a
|
|
#define OX03C10_LENC_8B 0x5a8b
|
|
#define OX03C10_LENC_8C 0x5a8c
|
|
#define OX03C10_LENC_8D 0x5a8d
|
|
#define OX03C10_LENC_8E 0x5a8e
|
|
#define OX03C10_LENC_8F 0x5a8f
|
|
#define OX03C10_LENC_90 0x5a90
|
|
#define OX03C10_LENC_91 0x5a91
|
|
#define OX03C10_LENC_92 0x5a92
|
|
#define OX03C10_LENC_93 0x5a93
|
|
#define OX03C10_LENC_94 0x5a94
|
|
#define OX03C10_LENC_95 0x5a95
|
|
#define OX03C10_LENC_96 0x5a96
|
|
#define OX03C10_LENC_97 0x5a97
|
|
#define OX03C10_LENC_98 0x5a98
|
|
#define OX03C10_LENC_99 0x5a99
|
|
#define OX03C10_LENC_9A 0x5a9a
|
|
#define OX03C10_LENC_9B 0x5a9b
|
|
#define OX03C10_LENC_9C 0x5a9c
|
|
#define OX03C10_LENC_9D 0x5a9d
|
|
#define OX03C10_LENC_9E 0x5a9e
|
|
#define OX03C10_LENC_9F 0x5a9f
|
|
#define OX03C10_LENC_A0 0x5aa0
|
|
#define OX03C10_LENC_A1 0x5aa1
|
|
#define OX03C10_LENC_A2 0x5aa2
|
|
#define OX03C10_LENC_A3 0x5aa3
|
|
#define OX03C10_LENC_A4 0x5aa4
|
|
#define OX03C10_LENC_A5 0x5aa5
|
|
#define OX03C10_LENC_A6 0x5aa6
|
|
#define OX03C10_LENC_A7 0x5aa7
|
|
#define OX03C10_LENC_A8 0x5aa8
|
|
#define OX03C10_LENC_A9 0x5aa9
|
|
#define OX03C10_LENC_AA 0x5aaa
|
|
#define OX03C10_LENC_AB 0x5aab
|
|
#define OX03C10_LENC_AC 0x5aac
|
|
#define OX03C10_LENC_AD 0x5aad
|
|
#define OX03C10_LENC_AE 0x5aae
|
|
#define OX03C10_LENC_AF 0x5aaf
|
|
#define OX03C10_LENC_B0 0x5ab0
|
|
#define OX03C10_LENC_B1 0x5ab1
|
|
#define OX03C10_LENC_B2 0x5ab2
|
|
#define OX03C10_LENC_B3 0x5ab3
|
|
#define OX03C10_LENC_B4 0x5ab4
|
|
#define OX03C10_LENC_B5 0x5ab5
|
|
#define OX03C10_LENC_B6 0x5ab6
|
|
#define OX03C10_LENC_B7 0x5ab7
|
|
#define OX03C10_LENC_B8 0x5ab8
|
|
#define OX03C10_LENC_B9 0x5ab9
|
|
#define OX03C10_LENC_BA 0x5aba
|
|
#define OX03C10_LENC_BB 0x5abb
|
|
#define OX03C10_LENC_BC 0x5abc
|
|
#define OX03C10_LENC_BD 0x5abd
|
|
#define OX03C10_LENC_BE 0x5abe
|
|
#define OX03C10_LENC_BF 0x5abf
|
|
#define OX03C10_LENC_C0 0x5ac0
|
|
#define OX03C10_LENC_C1 0x5ac1
|
|
#define OX03C10_LENC_C2 0x5ac2
|
|
#define OX03C10_LENC_C3 0x5ac3
|
|
#define OX03C10_LENC_C4 0x5ac4
|
|
#define OX03C10_LENC_C5 0x5ac5
|
|
#define OX03C10_LENC_C6 0x5ac6
|
|
#define OX03C10_LENC_C7 0x5ac7
|
|
#define OX03C10_LENC_C8 0x5ac8
|
|
#define OX03C10_LENC_C9 0x5ac9
|
|
#define OX03C10_LENC_CA 0x5aca
|
|
#define OX03C10_LENC_CB 0x5acb
|
|
#define OX03C10_LENC_CC 0x5acc
|
|
#define OX03C10_LENC_CD 0x5acd
|
|
#define OX03C10_LENC_CE 0x5ace
|
|
#define OX03C10_LENC_CF 0x5acf
|
|
#define OX03C10_LENC_D0 0x5ad0
|
|
#define OX03C10_LENC_D1 0x5ad1
|
|
#define OX03C10_LENC_D2 0x5ad2
|
|
#define OX03C10_LENC_D3 0x5ad3
|
|
#define OX03C10_LENC_D4 0x5ad4
|
|
#define OX03C10_LENC_D5 0x5ad5
|
|
#define OX03C10_LENC_D6 0x5ad6
|
|
#define OX03C10_LENC_D7 0x5ad7
|
|
#define OX03C10_LENC_D8 0x5ad8
|
|
#define OX03C10_LENC_D9 0x5ad9
|
|
#define OX03C10_LENC_DA 0x5ada
|
|
#define OX03C10_LENC_DB 0x5adb
|
|
#define OX03C10_LENC_DC 0x5adc
|
|
#define OX03C10_LENC_DD 0x5add
|
|
#define OX03C10_LENC_DE 0x5ade
|
|
#define OX03C10_LENC_DF 0x5adf
|
|
#define OX03C10_LENC_E0 0x5ae0
|
|
#define OX03C10_LENC_E1 0x5ae1
|
|
#define OX03C10_LENC_E2 0x5ae2
|
|
#define OX03C10_LENC_E3 0x5ae3
|
|
#define OX03C10_LENC_E4 0x5ae4
|
|
#define OX03C10_LENC_E5 0x5ae5
|
|
#define OX03C10_LENC_E6 0x5ae6
|
|
#define OX03C10_LENC_E7 0x5ae7
|
|
#define OX03C10_LENC_E8 0x5ae8
|
|
#define OX03C10_LENC_E9 0x5ae9
|
|
#define OX03C10_LENC_EA 0x5aea
|
|
#define OX03C10_SIMPLECIP_0 0x5b00
|
|
#define OX03C10_SIMPLECIP_1 0x5b01
|
|
#define OX03C10_SIMPLECIP_2 0x5b02
|
|
#define OX03C10_SIMPLECIP_3 0x5b03
|
|
#define OX03C10_SIMPLECIP_4 0x5b04
|
|
#define OX03C10_SIMPLECIP_5 0x5b05
|
|
#define OX03C10_SIMPLECP_6 0x5b06
|
|
#define OX03C10_SIMPLECIP_7 0x5b07
|
|
#define OX03C10_SIMPLECIP_8 0x5b08
|
|
#define OX03C10_SIMPLECIP_9 0x5b09
|
|
#define OX03C10_SIMPLECIP_A 0x5b0a
|
|
#define OX03C10_SIMPLECIP_B 0x5b0b
|
|
#define OX03C10_PMX_CTRL_00 0x5b40
|
|
#define OX03C10_PMX_CTRL_01 0x5b41
|
|
#define OX03C10_PMX_CTRL_02 0x5b42
|
|
#define OX03C10_PMX_CTRL_03 0x5b43
|
|
#define OX03C10_PMX_CTRL_04 0x5b44
|
|
#define OX03C10_PMX_CTRL_05 0x5b45
|
|
#define OX03C10_PMX_CTRL_06 0x5b46
|
|
#define OX03C10_PMX_CTRL_07 0x5b47
|
|
#define OX03C10_PMX_CTRL_08 0x5b48
|
|
#define OX03C10_PMX_CTRL_09 0x5b49
|
|
#define OX03C10_PMX_CTRL_0A 0x5b4a
|
|
#define OX03C10_PMX_CTRL_0B 0x5b4b
|
|
#define OX03C10_PMX_CTRL_0C 0x5b4c
|
|
#define OX03C10_PMX_CTRL_0D 0x5b4d
|
|
#define OX03C10_PMX_CTRL_0E 0x5b4e
|
|
#define OX03C10_PMX_CTRL_0F 0x5b4f
|
|
#define OX03C10_PMX_CTRL_10 0x5b50
|
|
#define OX03C10_PMX_CTRL_11 0x5b51
|
|
#define OX03C10_PMX_CTRL_12 0x5b52
|
|
#define OX03C10_PMX_CTRL_13 0x5b53
|
|
#define OX03C10_PMX_CTRL_14 0x5b54
|
|
#define OX03C10_PMX_CTRL_15 0x5b55
|
|
#define OX03C10_PMX_CTRL_16 0x5b56
|
|
#define OX03C10_PMX_CTRL_17 0x5b57
|
|
#define OX03C10_PMX_CTRL_18 0x5b58
|
|
#define OX03C10_PMX_CTRL_19 0x5b59
|
|
#define OX03C10_PMX_CTRL_1A 0x5b5a
|
|
#define OX03C10_PMX_CTRL_1B 0x5b5b
|
|
#define OX03C10_PMX_CTRL_1C 0x5b5c
|
|
#define OX03C10_PMX_CTRL_1D 0x5b5d
|
|
#define OX03C10_PMX_CTRL_1E 0x5b5e
|
|
#define OX03C10_PMX_CTRL_1F 0x5b5f
|
|
#define OX03C10_PMX_CTRL_20 0x5b60
|
|
#define OX03C10_PMX_CTRL_21 0x5b61
|
|
#define OX03C10_PMX_CTRL_22 0x5b62
|
|
#define OX03C10_PMX_CTRL_23 0x5b63
|
|
#define OX03C10_PMX_CTRL_24 0x5b64
|
|
#define OX03C10_PMX_CTRL_25 0x5b65
|
|
#define OX03C10_PMX_CTRL_26 0x5b66
|
|
#define OX03C10_PMX_CTRL_27 0x5b67
|
|
#define OX03C10_PMX_CTRL_28 0x5b68
|
|
#define OX03C10_PMX_CTRL_29 0x5b69
|
|
#define OX03C10_PMX_CTRL_2A 0x5b6a
|
|
#define OX03C10_PMX_CTRL_2B 0x5b6b
|
|
#define OX03C10_PMX_CTRL_2C 0x5b6c
|
|
#define OX03C10_PMX_CTRL_2D 0x5b6d
|
|
#define OX03C10_PMX_CTRL_2E 0x5b6e
|
|
#define OX03C10_PMX_CTRL_2F 0x5b6f
|
|
#define OX03C10_PMX_CTRL_30 0x5b70
|
|
#define OX03C10_PMX_CTRL_31 0x5b71
|
|
#define OX03C10_PMX_CTRL_32 0x5b72
|
|
#define OX03C10_PMX_CTRL_33 0x5b73
|
|
#define OX03C10_PMX_CTRL_34 0x5b74
|
|
#define OX03C10_PMX_CTRL_35 0x5b75
|
|
#define OX03C10_PMX_CTRL_36 0x5b76
|
|
#define OX03C10_PMX_CTRL_37 0x5b77
|
|
#define OX03C10_PMX_CTRL_38 0x5b78
|
|
#define OX03C10_PMX_CTRL_39 0x5b79
|
|
#define OX03C10_PMX_CTRL_3A 0x5b7a
|
|
#define OX03C10_PMX_CTRL_3B 0x5b7b
|
|
#define OX03C10_PMX_CTRL_3C 0x5b7c
|
|
#define OX03C10_PMX_CTRL_3D 0x5b7d
|
|
#define OX03C10_PMX_CTRL_3E 0x5b7e
|
|
#define OX03C10_PMX_CTRL_3F 0x5b7f
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_00 0x5b80
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_01 0x5b81
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_02 0x5b82
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_03 0x5b83
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_04 0x5b84
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_05 0x5b85
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_06 0x5b86
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_07 0x5b87
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_08 0x5b88
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_09 0x5b89
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_0A 0x5b8a
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_0B 0x5b8b
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_0C 0x5b8c
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_0D 0x5b8d
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_0E 0x5b8e
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_0F 0x5b8f
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_10 0x5b90
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_11 0x5b91
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_12 0x5b92
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_13 0x5b93
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_14 0x5b94
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_15 0x5b95
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_16 0x5b96
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_17 0x5b97
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_18 0x5b98
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_19 0x5b99
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_1A 0x5b9a
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_1B 0x5b9b
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_1C 0x5b9c
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_1D 0x5b9d
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_1E 0x5b9e
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_1F 0x5b9f
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_20 0x5ba0
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_21 0x5ba1
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_22 0x5ba2
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_23 0x5ba3
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_24 0x5ba4
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_25 0x5ba5
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_26 0x5ba6
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_27 0x5ba7
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_28 0x5ba8
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_29 0x5ba9
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_2A 0x5baa
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_2B 0x5bab
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_2C 0x5bac
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_2D 0x5bad
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_2E 0x5bae
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_2F 0x5baf
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_30 0x5bb0
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_31 0x5bb1
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_32 0x5bb2
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_33 0x5bb3
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_34 0x5bb4
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_35 0x5bb5
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_36 0x5bb6
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_37 0x5bb7
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_38 0x5bb8
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_39 0x5bb9
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_3A 0x5bba
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_3B 0x5bbb
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_3C 0x5bbc
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_3D 0x5bbd
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_3E 0x5bbe
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_3F 0x5bbf
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_40 0x5bc0
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_41 0x5bc1
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_42 0x5bc2
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_43 0x5bc3
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_44 0x5bc4
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_45 0x5bc5
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_46 0x5bc6
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_47 0x5bc7
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_48 0x5bc8
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_49 0x5bc9
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_4A 0x5bca
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_4B 0x5bcb
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_4C 0x5bcc
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_4D 0x5bcd
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_4E 0x5bce
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_4F 0x5bcf
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_50 0x5bd0
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_51 0x5bd1
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_52 0x5bd2
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_53 0x5bd3
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_54 0x5bd4
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_55 0x5bd5
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_56 0x5bd6
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_57 0x5bd7
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_58 0x5bd8
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_59 0x5bd9
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_5A 0x5bda
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_5B 0x5bdb
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_5C 0x5bdc
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_5D 0x5bdd
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_5E 0x5bde
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_5F 0x5bdf
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_60 0x5be0
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_61 0x5be1
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_62 0x5be2
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_63 0x5be3
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_64 0x5be4
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_65 0x5be5
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_66 0x5be6
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_67 0x5be7
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_68 0x5be8
|
|
#define OX03C10_COMBINE_0_ISP_CTRL_69 0x5be9
|
|
#define OX03C10_COMBINE_0_ISP_RO_6A 0x5bea
|
|
#define OX03C10_COMBINE_0_ISP_RO_6B 0x5beb
|
|
#define OX03C10_COMBINE_0_ISP_RO_6C 0x5bec
|
|
#define OX03C10_COMBINE_0_ISP_RO_6D 0x5bed
|
|
#define OX03C10_COMBINE_0_ISP_RO_6E 0x5bee
|
|
#define OX03C10_COMBINE_0_ISP_RO_6F 0x5bef
|
|
#define OX03C10_COMBINE_0_ISP_RO_70 0x5bf0
|
|
#define OX03C10_COMBINE_0_ISP_RO_71 0x5bf1
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_00 0x5c00
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_01 0x5c01
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_02 0x5c02
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_03 0x5c03
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_04 0x5c04
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_05 0x5c05
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_06 0x5c06
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_07 0x5c07
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_08 0x5c08
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_09 0x5c09
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_0A 0x5c0a
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_0B 0x5c0b
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_0C 0x5c0c
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_0D 0x5c0d
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_0E 0x5c0e
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_0F 0x5c0f
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_10 0x5c10
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_11 0x5c11
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_12 0x5c12
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_13 0x5c13
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_14 0x5c14
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_15 0x5c15
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_16 0x5c16
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_17 0x5c17
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_18 0x5c18
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_19 0x5c19
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_1A 0x5c1a
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_1B 0x5c1b
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_1C 0x5c1c
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_1D 0x5c1d
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_1E 0x5c1e
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_1F 0x5c1f
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_20 0x5c20
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_21 0x5c21
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_22 0x5c22
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_23 0x5c23
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_24 0x5c24
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_25 0x5c25
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_26 0x5c26
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_27 0x5c27
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_28 0x5c28
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_29 0x5c29
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_2A 0x5c2a
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_2B 0x5c2b
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_2C 0x5c2c
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_2D 0x5c2d
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_2E 0x5c2e
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_2F 0x5c2f
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_30 0x5c30
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_31 0x5c31
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_32 0x5c32
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_33 0x5c33
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_34 0x5c34
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_35 0x5c35
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_36 0x5c36
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_37 0x5c37
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_38 0x5c38
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_39 0x5c39
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_3A 0x5c3a
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_3B 0x5c3b
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_3C 0x5c3c
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_3D 0x5c3d
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_3E 0x5c3e
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_3F 0x5c3f
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_40 0x5c40
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_41 0x5c41
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_42 0x5c42
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_43 0x5c43
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_44 0x5c44
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_45 0x5c45
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_46 0x5c46
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_47 0x5c47
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_48 0x5c48
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_49 0x5c49
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_4A 0x5c4a
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_4B 0x5c4b
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_4C 0x5c4c
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_4D 0x5c4d
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_4E 0x5c4e
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_4F 0x5c4f
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_50 0x5c50
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_51 0x5c51
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_52 0x5c52
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_53 0x5c53
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_54 0x5c54
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_55 0x5c55
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_56 0x5c56
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_57 0x5c57
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_58 0x5c58
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_59 0x5c59
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_5A 0x5c5a
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_5B 0x5c5b
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_5C 0x5c5c
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_5D 0x5c5d
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_5E 0x5c5e
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_5F 0x5c5f
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_60 0x5c60
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_61 0x5c61
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_62 0x5c62
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_63 0x5c63
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_64 0x5c64
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_65 0x5c65
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_66 0x5c66
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_67 0x5c67
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_68 0x5c68
|
|
#define OX03C10_COMBINE_1_ISP_CTRL_69 0x5c69
|
|
#define OX03C10_COMBINE_1_ISP_RO_6A 0x5c6a
|
|
#define OX03C10_COMBINE_1_ISP_RO_6B 0x5c6b
|
|
#define OX03C10_COMBINE_1_ISP_RO_6C 0x5c6c
|
|
#define OX03C10_COMBINE_1_ISP_RO_6D 0x5c6d
|
|
#define OX03C10_COMBINE_1_ISP_RO_6E 0x5c6e
|
|
#define OX03C10_COMBINE_1_ISP_RO_6F 0x5c6f
|
|
#define OX03C10_COMBINE_1_ISP_RO_70 0x5c70
|
|
#define OX03C10_COMBINE_1_ISP_RO_71 0x5c71
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_00 0x5c80
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_01 0x5c81
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_02 0x5c82
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_03 0x5c83
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_04 0x5c84
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_05 0x5c85
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_06 0x5c86
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_07 0x5c87
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_08 0x5c88
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_09 0x5c89
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_0A 0x5c8a
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_0B 0x5c8b
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_0C 0x5c8c
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_0D 0x5c8d
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_0E 0x5c8e
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_0F 0x5c8f
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_10 0x5c90
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_11 0x5c91
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_12 0x5c92
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_13 0x5c93
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_14 0x5c94
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_15 0x5c95
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_16 0x5c96
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_17 0x5c97
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_18 0x5c98
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_19 0x5c99
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_1A 0x5c9a
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_1B 0x5c9b
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_1C 0x5c9c
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_1D 0x5c9d
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_1E 0x5c9e
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_1F 0x5c9f
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_20 0x5ca0
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_21 0x5ca1
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_22 0x5ca2
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_23 0x5ca3
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_24 0x5ca4
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_25 0x5ca5
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_26 0x5ca6
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_27 0x5ca7
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_28 0x5ca8
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_29 0x5ca9
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_2A 0x5caa
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_2B 0x5cab
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_2C 0x5cac
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_2D 0x5cad
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_2E 0x5cae
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_2F 0x5caf
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_30 0x5cb0
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_31 0x5cb1
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_32 0x5cb2
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_33 0x5cb3
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_34 0x5cb4
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_35 0x5cb5
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_36 0x5cb6
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_37 0x5cb7
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_38 0x5cb8
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_39 0x5cb9
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_3A 0x5cba
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_3B 0x5cbb
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_3C 0x5cbc
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_3D 0x5cbd
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_3E 0x5cbe
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_3F 0x5cbf
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_40 0x5cc0
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_41 0x5cc1
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_42 0x5cc2
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_43 0x5cc3
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_44 0x5cc4
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_45 0x5cc5
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_46 0x5cc6
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_47 0x5cc7
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_48 0x5cc8
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_49 0x5cc9
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_4A 0x5cca
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_4B 0x5ccb
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_4C 0x5ccc
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_4D 0x5ccd
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_4E 0x5cce
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_4F 0x5ccf
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_50 0x5cd0
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_51 0x5cd1
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_52 0x5cd2
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_53 0x5cd3
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_54 0x5cd4
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_55 0x5cd5
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_56 0x5cd6
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_57 0x5cd7
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_58 0x5cd8
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_59 0x5cd9
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_5A 0x5cda
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_5B 0x5cdb
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_5C 0x5cdc
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_5D 0x5cdd
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_5E 0x5cde
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_5F 0x5cdf
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_60 0x5ce0
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_61 0x5ce1
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_62 0x5ce2
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_63 0x5ce3
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_64 0x5ce4
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_65 0x5ce5
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_66 0x5ce6
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_67 0x5ce7
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_68 0x5ce8
|
|
#define OX03C10_COMBINE_2_ISP_CTRL_69 0x5ce9
|
|
#define OX03C10_COMBINE_2_ISP_RO_6A 0x5cea
|
|
#define OX03C10_COMBINE_2_ISP_RO_6B 0x5ceb
|
|
#define OX03C10_COMBINE_2_ISP_RO_6C 0x5cec
|
|
#define OX03C10_COMBINE_2_ISP_RO_6D 0x5ced
|
|
#define OX03C10_COMBINE_2_ISP_RO_6E 0x5cee
|
|
#define OX03C10_COMBINE_2_ISP_RO_6F 0x5cef
|
|
#define OX03C10_COMBINE_2_ISP_RO_70 0x5cf0
|
|
#define OX03C10_COMBINE_2_ISP_RO_71 0x5cf1
|
|
#define OX03C10_LFM_CTRL_00 0x5d00
|
|
#define OX03C10_LFM_CTRL_01 0x5d01
|
|
#define OX03C10_LFM_CTRL_02 0x5d02
|
|
#define OX03C10_LFM_CTRL_03 0x5d03
|
|
#define OX03C10_LFM_CTRL_04 0x5d04
|
|
#define OX03C10_LFM_CTRL_05 0x5d05
|
|
#define OX03C10_LFM_CTRL_06 0x5d06
|
|
#define OX03C10_LFM_CTRL_07 0x5d07
|
|
#define OX03C10_LFM_CTRL_08 0x5d08
|
|
#define OX03C10_LFM_CTRL_09 0x5d09
|
|
#define OX03C10_LFM_CTRL_0A 0x5d0a
|
|
#define OX03C10_LFM_CTRL_0B 0x5d0b
|
|
#define OX03C10_LFM_CTRL_0D 0x5d0d
|
|
#define OX03C10_LFM_CTRL_0E 0x5d0e
|
|
#define OX03C10_LFM_CTRL_0F 0x5d0f
|
|
#define OX03C10_LFM_CTRL_11 0x5d11
|
|
#define OX03C10_LFM_CTRL_12 0x5d12
|
|
#define OX03C10_LFM_CTRL_13 0x5d13
|
|
#define OX03C10_LFM_CTRL_15 0x5d15
|
|
#define OX03C10_LFM_CTRL_16 0x5d16
|
|
#define OX03C10_LFM_CTRL_17 0x5d17
|
|
#define OX03C10_LFM_CTRL_18 0x5d18
|
|
#define OX03C10_LFM_CTRL_19 0x5d19
|
|
#define OX03C10_LFM_CTRL_1A 0x5d1a
|
|
#define OX03C10_LFM_CTRL_1B 0x5d1b
|
|
#define OX03C10_LFM_CTRL_1E 0x5d1e
|
|
#define OX03C10_LFM_CTRL_1F 0x5d1f
|
|
#define OX03C10_LFM_CTRL_20 0x5d20
|
|
#define OX03C10_LFM_CTRL_21 0x5d21
|
|
#define OX03C10_LFM_CTRL_22 0x5d22
|
|
#define OX03C10_LFM_CTRL_23 0x5d23
|
|
#define OX03C10_LFM_CTRL_24 0x5d24
|
|
#define OX03C10_LFM_CTRL_25 0x5d25
|
|
#define OX03C10_LFM_CTRL_26 0x5d26
|
|
#define OX03C10_LFM_CTRL_27 0x5d27
|
|
#define OX03C10_LFM_CTRL_2A 0x5d2a
|
|
#define OX03C10_LFM_CTRL_2B 0x5d2b
|
|
#define OX03C10_LFM_CTRL_2D 0x5d2d
|
|
#define OX03C10_LFM_CTRL_2E 0x5d2e
|
|
#define OX03C10_LFM_CTRL_2F 0x5d2f
|
|
#define OX03C10_LFM_CTRL_31 0x5d31
|
|
#define OX03C10_LFM_CTRL_32 0x5d32
|
|
#define OX03C10_LFM_CTRL_33 0x5d33
|
|
#define OX03C10_LFM_CTRL_35 0x5d35
|
|
#define OX03C10_LFM_CTRL_36 0x5d36
|
|
#define OX03C10_LFM_CTRL_37 0x5d37
|
|
#define OX03C10_LFM_CTRL_38 0x5d38
|
|
#define OX03C10_LFM_CTRL_39 0x5d39
|
|
#define OX03C10_LFM_CTRL_3A 0x5d3a
|
|
#define OX03C10_LFM_CTRL_3B 0x5d3b
|
|
#define OX03C10_LFM_CTRL_3C 0x5d3c
|
|
#define OX03C10_LFM_CTRL_3D 0x5d3d
|
|
#define OX03C10_LFM_CTRL_3F 0x5d3f
|
|
#define OX03C10_LFM_CTRL_40 0x5d40
|
|
#define OX03C10_LFM_CTRL_41 0x5d41
|
|
#define OX03C10_LFM_CTRL_42 0x5d42
|
|
#define OX03C10_LFM_CTRL_43 0x5d43
|
|
#define OX03C10_LFM_CTRL_44 0x5d44
|
|
#define OX03C10_LFM_CTRL_45 0x5d45
|
|
#define OX03C10_LFM_CTRL_46 0x5d46
|
|
#define OX03C10_LFM_CTRL_47 0x5d47
|
|
#define OX03C10_LFM_CTRL_48 0x5d48
|
|
#define OX03C10_LFM_CTRL_49 0x5d49
|
|
#define OX03C10_LFM_CTRL_4A 0x5d4a
|
|
#define OX03C10_LFM_CTRL_4B 0x5d4b
|
|
#define OX03C10_LFM_CTRL_4C 0x5d4c
|
|
#define OX03C10_LFM_CTRL_4D 0x5d4d
|
|
#define OX03C10_LFM_CTRL_4E 0x5d4e
|
|
#define OX03C10_LFM_CTRL_4F 0x5d4f
|
|
#define OX03C10_LFM_CTRL_50 0x5d50
|
|
#define OX03C10_LFM_CTRL_51 0x5d51
|
|
#define OX03C10_LFM_CTRL_52 0x5d52
|
|
#define OX03C10_LFM_CTRL_53 0x5d53
|
|
#define OX03C10_LFM_CTRL_54 0x5d54
|
|
#define OX03C10_LFM_CTRL_55 0x5d55
|
|
#define OX03C10_LFM_CTRL_56 0x5d56
|
|
#define OX03C10_LFM_CTRL_57 0x5d57
|
|
#define OX03C10_LFM_CTRL_58 0x5d58
|
|
#define OX03C10_LFM_CTRL_59 0x5d59
|
|
#define OX03C10_LFM_CTRL_5A 0x5d5a
|
|
#define OX03C10_LFM_CTRL_5B 0x5d5b
|
|
#define OX03C10_LFM_CTRL_5C 0x5d5c
|
|
#define OX03C10_LFM_CTRL_5D 0x5d5d
|
|
#define OX03C10_LFM_CTRL_5E 0x5d5e
|
|
#define OX03C10_LFM_CTRL_5F 0x5d5f
|
|
#define OX03C10_LFM_CTRL_60 0x5d60
|
|
#define OX03C10_LFM_CTRL_61 0x5d61
|
|
#define OX03C10_LFM_CTRL_62 0x5d62
|
|
#define OX03C10_LFM_CTRL_63 0x5d63
|
|
#define OX03C10_LFM_CTRL_64 0x5d64
|
|
#define OX03C10_LFM_CTRL_65 0x5d65
|
|
#define OX03C10_LFM_CTRL_66 0x5d66
|
|
#define OX03C10_LFM_CTRL_67 0x5d67
|
|
#define OX03C10_LFM_CTRL_68 0x5d68
|
|
#define OX03C10_LFM_CTRL_69 0x5d69
|
|
#define OX03C10_LFM_CTRL_6A 0x5d6a
|
|
#define OX03C10_LFM_CTRL_6B 0x5d6b
|
|
#define OX03C10_LFM_CTRL_6C 0x5d6c
|
|
#define OX03C10_LFM_CTRL_6D 0x5d6d
|
|
#define OX03C10_LFM_CTRL_6E 0x5d6e
|
|
#define OX03C10_LFM_CTRL_6F 0x5d6f
|
|
#define OX03C10_LFM_CTRL_70 0x5d70
|
|
#define OX03C10_LFM_CTRL_71 0x5d71
|
|
#define OX03C10_LFM_CTRL_72 0x5d72
|
|
#define OX03C10_LFM_CTRL_73 0x5d73
|
|
#define OX03C10_LFM_CTRL_74 0x5d74
|
|
#define OX03C10_LFM_CTRL_75 0x5d75
|
|
#define OX03C10_NON_RISC_0 0x5da0
|
|
#define OX03C10_NON_RISC_1 0x5da1
|
|
#define OX03C10_NON_RISC_2 0x5da2
|
|
#define OX03C10_NON_RISC_3 0x5da3
|
|
#define OX03C10_NON_RISC_4 0x5da4
|
|
#define OX03C10_NON_RISC_5 0x5da5
|
|
#define OX03C10_NON_RISC_6 0x5da6
|
|
#define OX03C10_NON_RISC_7 0x5da7
|
|
#define OX03C10_NON_RISC_8 0x5da8
|
|
#define OX03C10_NON_RISC_9 0x5da9
|
|
#define OX03C10_NON_RISC_10 0x5daa
|
|
#define OX03C10_NON_RISC_11 0x5dab
|
|
#define OX03C10_NON_RISC_12 0x5dac
|
|
#define OX03C10_NON_RISC_13 0x5dad
|
|
#define OX03C10_NON_RISC_14 0x5db0
|
|
#define OX03C10_NON_RISC_15 0x5db2
|
|
#define OX03C10_NON_RISC_16 0x5db3
|
|
#define OX03C10_POST_RAWBIN_0_RAWBIN_0 0x5dc0
|
|
#define OX03C10_POST_RAWBIN_0_RAWBIN_1 0x5dc1
|
|
#define OX03C10_POST_RAWBIN_0_RAWBIN_2 0x5dc2
|
|
#define OX03C10_POST_RAWBIN_0_RAWBIN_3 0x5dc3
|
|
#define OX03C10_POST_RAWBIN_0_RAWBIN_4 0x5dc4
|
|
#define OX03C10_POST_RAWBIN_1_RAWBIN_0 0x5de0
|
|
#define OX03C10_POST_RAWBIN_1_RAWBIN_1 0x5de1
|
|
#define OX03C10_POST_RAWBIN_1_RAWBIN_2 0x5de2
|
|
#define OX03C10_POST_RAWBIN_1_RAWBIN_3 0x5de3
|
|
#define OX03C10_POST_RAWBIN_1_RAWBIN_4 0x5de4
|
|
#define OX03C10_PWL0_0 0x5e00
|
|
#define OX03C10_PWL0_0_1 0x5e01
|
|
#define OX03C10_PWL0_1 0x5e02
|
|
#define OX03C10_PWL0_1_3 0x5e03
|
|
#define OX03C10_PWL0_1_4 0x5e04
|
|
#define OX03C10_PWL0_1_5 0x5e05
|
|
#define OX03C10_PWL0_1_6 0x5e06
|
|
#define OX03C10_PWL0_1_7 0x5e07
|
|
#define OX03C10_PWL0_1_8 0x5e08
|
|
#define OX03C10_PWL0_1_9 0x5e09
|
|
#define OX03C10_PWL0_1_A 0x5e0a
|
|
#define OX03C10_PWL0_1_B 0x5e0b
|
|
#define OX03C10_PWL0_1_C 0x5e0c
|
|
#define OX03C10_PWL0_1_D 0x5e0d
|
|
#define OX03C10_PWL0_1_E 0x5e0e
|
|
#define OX03C10_PWL0_1_F 0x5e0f
|
|
#define OX03C10_PWL0_1_10 0x5e10
|
|
#define OX03C10_PWL0_1_11 0x5e11
|
|
#define OX03C10_PWL0_1_12 0x5e12
|
|
#define OX03C10_PWL0_1_13 0x5e13
|
|
#define OX03C10_PWL0_1_14 0x5e14
|
|
#define OX03C10_PWL0_1_15 0x5e15
|
|
#define OX03C10_PWL0_1_16 0x5e16
|
|
#define OX03C10_PWL0_1_17 0x5e17
|
|
#define OX03C10_PWL0_1_18 0x5e18
|
|
#define OX03C10_PWL0_1_19 0x5e19
|
|
#define OX03C10_PWL0_1_1A 0x5e1a
|
|
#define OX03C10_PWL0_1_1B 0x5e1b
|
|
#define OX03C10_PWL0_1_1C 0x5e1c
|
|
#define OX03C10_PWL0_1_1D 0x5e1d
|
|
#define OX03C10_PWL0_1_1E 0x5e1e
|
|
#define OX03C10_PWL0_1_1F 0x5e1f
|
|
#define OX03C10_PWL0_1_20 0x5e20
|
|
#define OX03C10_PWL0_1_21 0x5e21
|
|
#define OX03C10_PWL0_1_22 0x5e22
|
|
#define OX03C10_PWL0_1_23 0x5e23
|
|
#define OX03C10_PWL0_1_24 0x5e24
|
|
#define OX03C10_PWL0_1_25 0x5e25
|
|
#define OX03C10_PWL0_1_26 0x5e26
|
|
#define OX03C10_PWL0_1_27 0x5e27
|
|
#define OX03C10_PWL0_1_28 0x5e28
|
|
#define OX03C10_PWL0_1_29 0x5e29
|
|
#define OX03C10_PWL0_1_2A 0x5e2a
|
|
#define OX03C10_PWL0_1_2B 0x5e2b
|
|
#define OX03C10_PWL0_1_2C 0x5e2c
|
|
#define OX03C10_PWL0_1_2D 0x5e2d
|
|
#define OX03C10_PWL0_1_2E 0x5e2e
|
|
#define OX03C10_PWL0_1_2F 0x5e2f
|
|
#define OX03C10_PWL0_1_30 0x5e30
|
|
#define OX03C10_PWL0_1_31 0x5e31
|
|
#define OX03C10_PWL0_1_32 0x5e32
|
|
#define OX03C10_PWL0_1_33 0x5e33
|
|
#define OX03C10_PWL0_1_34 0x5e34
|
|
#define OX03C10_PWL0_1_35 0x5e35
|
|
#define OX03C10_PWL0_1_36 0x5e36
|
|
#define OX03C10_PWL0_1_37 0x5e37
|
|
#define OX03C10_PWL0_1_38 0x5e38
|
|
#define OX03C10_PWL0_1_39 0x5e39
|
|
#define OX03C10_PWL0_1_3A 0x5e3a
|
|
#define OX03C10_PWL0_1_3B 0x5e3b
|
|
#define OX03C10_PWL0_1_3C 0x5e3c
|
|
#define OX03C10_PWL0_1_3D 0x5e3d
|
|
#define OX03C10_PWL0_1_3E 0x5e3e
|
|
#define OX03C10_PWL0_1_3F 0x5e3f
|
|
#define OX03C10_PWL0_1_40 0x5e40
|
|
#define OX03C10_PWL0_1_41 0x5e41
|
|
#define OX03C10_PWL0_1_42 0x5e42
|
|
#define OX03C10_PWL0_1_43 0x5e43
|
|
#define OX03C10_PWL0_1_44 0x5e44
|
|
#define OX03C10_PWL0_1_45 0x5e45
|
|
#define OX03C10_PWL0_1_46 0x5e46
|
|
#define OX03C10_PWL0_1_47 0x5e47
|
|
#define OX03C10_PWL0_1_48 0x5e48
|
|
#define OX03C10_PWL0_1_49 0x5e49
|
|
#define OX03C10_PWL0_1_4A 0x5e4a
|
|
#define OX03C10_PWL0_1_4B 0x5e4b
|
|
#define OX03C10_PWL0_1_4C 0x5e4c
|
|
#define OX03C10_PWL0_1_4D 0x5e4d
|
|
#define OX03C10_PWL0_1_4E 0x5e4e
|
|
#define OX03C10_PWL0_1_4F 0x5e4f
|
|
#define OX03C10_PWL0_1_50 0x5e50
|
|
#define OX03C10_PWL0_1_51 0x5e51
|
|
#define OX03C10_PWL0_1_52 0x5e52
|
|
#define OX03C10_PWL0_1_53 0x5e53
|
|
#define OX03C10_PWL0_1_54 0x5e54
|
|
#define OX03C10_PWL0_1_55 0x5e55
|
|
#define OX03C10_PWL0_1_56 0x5e56
|
|
#define OX03C10_PWL0_1_57 0x5e57
|
|
#define OX03C10_PWL0_1_58 0x5e58
|
|
#define OX03C10_PWL0_1_59 0x5e59
|
|
#define OX03C10_PWL0_1_5A 0x5e5a
|
|
#define OX03C10_PWL0_1_5B 0x5e5b
|
|
#define OX03C10_PWL0_1_5C 0x5e5c
|
|
#define OX03C10_PWL0_1_5D 0x5e5d
|
|
#define OX03C10_PWL0_1_5E 0x5e5e
|
|
#define OX03C10_PWL0_1_5F 0x5e5f
|
|
#define OX03C10_PWL0_1_60 0x5e60
|
|
#define OX03C10_PWL0_1_61 0x5e61
|
|
#define OX03C10_PWL0_1_62 0x5e62
|
|
#define OX03C10_PWL0_1_63 0x5e63
|
|
#define OX03C10_PWL0_1_64 0x5e64
|
|
#define OX03C10_PWL0_1_65 0x5e65
|
|
#define OX03C10_PWL0_1_66 0x5e66
|
|
#define OX03C10_PWL0_1_67 0x5e67
|
|
#define OX03C10_PWL0_1_68 0x5e68
|
|
#define OX03C10_PWL0_1_69 0x5e69
|
|
#define OX03C10_PWL0_1_6A 0x5e6a
|
|
#define OX03C10_PWL0_1_6B 0x5e6b
|
|
#define OX03C10_PWL0_1_6C 0x5e6c
|
|
#define OX03C10_PWL0_1_6D 0x5e6d
|
|
#define OX03C10_PWL0_1_6E 0x5e6e
|
|
#define OX03C10_PWL0_1_6F 0x5e6f
|
|
#define OX03C10_PWL0_1_70 0x5e70
|
|
#define OX03C10_PWL0_1_71 0x5e71
|
|
#define OX03C10_PWL0_1_72 0x5e72
|
|
#define OX03C10_PWL0_1_73 0x5e73
|
|
#define OX03C10_PWL0_1_74 0x5e74
|
|
#define OX03C10_PWL0_1_75 0x5e75
|
|
#define OX03C10_PWL0_1_76 0x5e76
|
|
#define OX03C10_PWL0_1_77 0x5e77
|
|
#define OX03C10_PWL0_1_78 0x5e78
|
|
#define OX03C10_PWL0_1_79 0x5e79
|
|
#define OX03C10_PWL0_1_7A 0x5e7a
|
|
#define OX03C10_PWL0_1_7B 0x5e7b
|
|
#define OX03C10_PWL0_1_7C 0x5e7c
|
|
#define OX03C10_PWL0_1_7D 0x5e7d
|
|
#define OX03C10_PWL0_1_7E 0x5e7e
|
|
#define OX03C10_PWL0_1_7F 0x5e7f
|
|
#define OX03C10_PWL0_1_80 0x5e80
|
|
#define OX03C10_PWL0_1_81 0x5e81
|
|
#define OX03C10_PWL0_1_82 0x5e82
|
|
#define OX03C10_PWL0_1_83 0x5e83
|
|
#define OX03C10_PWL0_1_84 0x5e84
|
|
#define OX03C10_PWL0_1_85 0x5e85
|
|
#define OX03C10_PWL1_0 0x5f00
|
|
#define OX03C10_PWL1_0_1 0x5f01
|
|
#define OX03C10_PWL1_1 0x5f02
|
|
#define OX03C10_PWL1_1_3 0x5f03
|
|
#define OX03C10_PWL1_1_4 0x5f04
|
|
#define OX03C10_PWL1_1_5 0x5f05
|
|
#define OX03C10_PWL1_1_6 0x5f06
|
|
#define OX03C10_PWL1_1_7 0x5f07
|
|
#define OX03C10_PWL1_1_8 0x5f08
|
|
#define OX03C10_PWL1_1_9 0x5f09
|
|
#define OX03C10_PWL1_1_A 0x5f0a
|
|
#define OX03C10_PWL1_1_B 0x5f0b
|
|
#define OX03C10_PWL1_1_C 0x5f0c
|
|
#define OX03C10_PWL1_1_D 0x5f0d
|
|
#define OX03C10_PWL1_1_E 0x5f0e
|
|
#define OX03C10_PWL1_1_F 0x5f0f
|
|
#define OX03C10_PWL1_1_10 0x5f10
|
|
#define OX03C10_PWL1_1_11 0x5f11
|
|
#define OX03C10_PWL1_1_12 0x5f12
|
|
#define OX03C10_PWL1_1_13 0x5f13
|
|
#define OX03C10_PWL1_1_14 0x5f14
|
|
#define OX03C10_PWL1_1_15 0x5f15
|
|
#define OX03C10_PWL1_1_16 0x5f16
|
|
#define OX03C10_PWL1_1_17 0x5f17
|
|
#define OX03C10_PWL1_1_18 0x5f18
|
|
#define OX03C10_PWL1_1_19 0x5f19
|
|
#define OX03C10_PWL1_1_1A 0x5f1a
|
|
#define OX03C10_PWL1_1_1B 0x5f1b
|
|
#define OX03C10_PWL1_1_1C 0x5f1c
|
|
#define OX03C10_PWL1_1_1D 0x5f1d
|
|
#define OX03C10_PWL1_1_1E 0x5f1e
|
|
#define OX03C10_PWL1_1_1F 0x5f1f
|
|
#define OX03C10_PWL1_1_20 0x5f20
|
|
#define OX03C10_PWL1_1_21 0x5f21
|
|
#define OX03C10_PWL1_1_22 0x5f22
|
|
#define OX03C10_PWL1_1_23 0x5f23
|
|
#define OX03C10_PWL1_1_24 0x5f24
|
|
#define OX03C10_PWL1_1_25 0x5f25
|
|
#define OX03C10_PWL1_1_26 0x5f26
|
|
#define OX03C10_PWL1_1_27 0x5f27
|
|
#define OX03C10_PWL1_1_28 0x5f28
|
|
#define OX03C10_PWL1_1_29 0x5f29
|
|
#define OX03C10_PWL1_1_2A 0x5f2a
|
|
#define OX03C10_PWL1_1_2B 0x5f2b
|
|
#define OX03C10_PWL1_1_2C 0x5f2c
|
|
#define OX03C10_PWL1_1_2D 0x5f2d
|
|
#define OX03C10_PWL1_1_2E 0x5f2e
|
|
#define OX03C10_PWL1_1_2F 0x5f2f
|
|
#define OX03C10_PWL1_1_30 0x5f30
|
|
#define OX03C10_PWL1_1_31 0x5f31
|
|
#define OX03C10_PWL1_1_32 0x5f32
|
|
#define OX03C10_PWL1_1_33 0x5f33
|
|
#define OX03C10_PWL1_1_34 0x5f34
|
|
#define OX03C10_PWL1_1_35 0x5f35
|
|
#define OX03C10_PWL1_1_36 0x5f36
|
|
#define OX03C10_PWL1_1_37 0x5f37
|
|
#define OX03C10_PWL1_1_38 0x5f38
|
|
#define OX03C10_PWL1_1_39 0x5f39
|
|
#define OX03C10_PWL1_1_3A 0x5f3a
|
|
#define OX03C10_PWL1_1_3B 0x5f3b
|
|
#define OX03C10_PWL1_1_3C 0x5f3c
|
|
#define OX03C10_PWL1_1_3D 0x5f3d
|
|
#define OX03C10_PWL1_1_3E 0x5f3e
|
|
#define OX03C10_PWL1_1_3F 0x5f3f
|
|
#define OX03C10_PWL1_1_40 0x5f40
|
|
#define OX03C10_PWL1_1_41 0x5f41
|
|
#define OX03C10_PWL1_1_42 0x5f42
|
|
#define OX03C10_PWL1_1_43 0x5f43
|
|
#define OX03C10_PWL1_1_44 0x5f44
|
|
#define OX03C10_PWL1_1_45 0x5f45
|
|
#define OX03C10_PWL1_1_46 0x5f46
|
|
#define OX03C10_PWL1_1_47 0x5f47
|
|
#define OX03C10_PWL1_1_48 0x5f48
|
|
#define OX03C10_PWL1_1_49 0x5f49
|
|
#define OX03C10_PWL1_1_4A 0x5f4a
|
|
#define OX03C10_PWL1_1_4B 0x5f4b
|
|
#define OX03C10_PWL1_1_4C 0x5f4c
|
|
#define OX03C10_PWL1_1_4D 0x5f4d
|
|
#define OX03C10_PWL1_1_4E 0x5f4e
|
|
#define OX03C10_PWL1_1_4F 0x5f4f
|
|
#define OX03C10_PWL1_1_50 0x5f50
|
|
#define OX03C10_PWL1_1_51 0x5f51
|
|
#define OX03C10_PWL1_1_52 0x5f52
|
|
#define OX03C10_PWL1_1_53 0x5f53
|
|
#define OX03C10_PWL1_1_54 0x5f54
|
|
#define OX03C10_PWL1_1_55 0x5f55
|
|
#define OX03C10_PWL1_1_56 0x5f56
|
|
#define OX03C10_PWL1_1_57 0x5f57
|
|
#define OX03C10_PWL1_1_58 0x5f58
|
|
#define OX03C10_PWL1_1_59 0x5f59
|
|
#define OX03C10_PWL1_1_5A 0x5f5a
|
|
#define OX03C10_PWL1_1_5B 0x5f5b
|
|
#define OX03C10_PWL1_1_5C 0x5f5c
|
|
#define OX03C10_PWL1_1_5D 0x5f5d
|
|
#define OX03C10_PWL1_1_5E 0x5f5e
|
|
#define OX03C10_PWL1_1_5F 0x5f5f
|
|
#define OX03C10_PWL1_1_60 0x5f60
|
|
#define OX03C10_PWL1_1_61 0x5f61
|
|
#define OX03C10_PWL1_1_62 0x5f62
|
|
#define OX03C10_PWL1_1_63 0x5f63
|
|
#define OX03C10_PWL1_1_64 0x5f64
|
|
#define OX03C10_PWL1_1_65 0x5f65
|
|
#define OX03C10_PWL1_1_66 0x5f66
|
|
#define OX03C10_PWL1_1_67 0x5f67
|
|
#define OX03C10_PWL1_1_68 0x5f68
|
|
#define OX03C10_PWL1_1_69 0x5f69
|
|
#define OX03C10_PWL1_1_6A 0x5f6a
|
|
#define OX03C10_PWL1_1_6B 0x5f6b
|
|
#define OX03C10_PWL1_1_6C 0x5f6c
|
|
#define OX03C10_PWL1_1_6D 0x5f6d
|
|
#define OX03C10_PWL1_1_6E 0x5f6e
|
|
#define OX03C10_PWL1_1_6F 0x5f6f
|
|
#define OX03C10_PWL1_1_70 0x5f70
|
|
#define OX03C10_PWL1_1_71 0x5f71
|
|
#define OX03C10_PWL1_1_72 0x5f72
|
|
#define OX03C10_PWL1_1_73 0x5f73
|
|
#define OX03C10_PWL1_1_74 0x5f74
|
|
#define OX03C10_PWL1_1_75 0x5f75
|
|
#define OX03C10_PWL1_1_76 0x5f76
|
|
#define OX03C10_PWL1_1_77 0x5f77
|
|
#define OX03C10_PWL1_1_78 0x5f78
|
|
#define OX03C10_PWL1_1_79 0x5f79
|
|
#define OX03C10_PWL1_1_7A 0x5f7a
|
|
#define OX03C10_PWL1_1_7B 0x5f7b
|
|
#define OX03C10_PWL1_1_7C 0x5f7c
|
|
#define OX03C10_PWL1_1_7D 0x5f7d
|
|
#define OX03C10_PWL1_1_7E 0x5f7e
|
|
#define OX03C10_PWL1_1_7F 0x5f7f
|
|
#define OX03C10_PWL1_1_80 0x5f80
|
|
#define OX03C10_PWL1_1_81 0x5f81
|
|
#define OX03C10_PWL1_1_82 0x5f82
|
|
#define OX03C10_PWL1_1_83 0x5f83
|
|
#define OX03C10_PWL1_1_84 0x5f84
|
|
#define OX03C10_PWL1_1_85 0x5f85
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_00 0x6000
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_01 0x6001
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_02 0x6002
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_03 0x6003
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_04 0x6004
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_05 0x6005
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_06 0x6006
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_07 0x6007
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_08 0x6008
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_09 0x6009
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_0A 0x600a
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_0B 0x600b
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_0C 0x600c
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_0D 0x600d
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_0E 0x600e
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_0F 0x600f
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_10 0x6010
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_11 0x6011
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_12 0x6012
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_13 0x6013
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_14 0x6014
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_15 0x6015
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_16 0x6016
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_17 0x6017
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_1D 0x601d
|
|
#define OX03C10_STATIC_1015_D2V2_0_STAT_CTRL_1E 0x601e
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_00 0x6020
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_01 0x6021
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_02 0x6022
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_03 0x6023
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_04 0x6024
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_05 0x6025
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_06 0x6026
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_07 0x6027
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_08 0x6028
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_09 0x6029
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_0A 0x602a
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_0B 0x602b
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_0C 0x602c
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_0D 0x602d
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_0E 0x602e
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_0F 0x602f
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_10 0x6030
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_11 0x6031
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_12 0x6032
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_13 0x6033
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_14 0x6034
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_15 0x6035
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_16 0x6036
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_17 0x6037
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_1D 0x603d
|
|
#define OX03C10_STATIC_1015_D2V2_1_STAT_CTRL_1E 0x603e
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_00 0x6040
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_01 0x6041
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_02 0x6042
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_03 0x6043
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_04 0x6044
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_05 0x6045
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_06 0x6046
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_07 0x6047
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_08 0x6048
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_09 0x6049
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_0A 0x604a
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_0B 0x604b
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_0C 0x604c
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_0D 0x604d
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_0E 0x604e
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_0F 0x604f
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_10 0x6050
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_11 0x6051
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_12 0x6052
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_13 0x6053
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_14 0x6054
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_15 0x6055
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_16 0x6056
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_17 0x6057
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_1D 0x605d
|
|
#define OX03C10_STATIC_1015_D2V2_2_STAT_CTRL_1E 0x605e
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_00 0x6060
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_01 0x6061
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_02 0x6062
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_03 0x6063
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_04 0x6064
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_05 0x6065
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_06 0x6066
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_07 0x6067
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_08 0x6068
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_09 0x6069
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_0A 0x606a
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_0B 0x606b
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_0C 0x606c
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_0D 0x606d
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_0E 0x606e
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_0F 0x606f
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_10 0x6070
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_11 0x6071
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_12 0x6072
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_13 0x6073
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_14 0x6074
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_15 0x6075
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_16 0x6076
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_17 0x6077
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_1D 0x607d
|
|
#define OX03C10_STATIC_1015_D2V2_3_STAT_CTRL_1E 0x607e
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_00 0x6080
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_01 0x6081
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_02 0x6082
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_03 0x6083
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_04 0x6084
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_05 0x6085
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_06 0x6086
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_07 0x6087
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_08 0x6088
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_09 0x6089
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_0A 0x608a
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_0B 0x608b
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_0C 0x608c
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_0D 0x608d
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_0E 0x608e
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_0F 0x608f
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_10 0x6090
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_11 0x6091
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_12 0x6092
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_13 0x6093
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_14 0x6094
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_15 0x6095
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_16 0x6096
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_17 0x6097
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_1D 0x609d
|
|
#define OX03C10_STATIC_1015_D2V2_4_STAT_CTRL_1E 0x609e
|
|
#define OX03C10_XTC1_CTRL_2 0x6102
|
|
#define OX03C10_XTC1_CTRL_3 0x6103
|
|
#define OX03C10_XTC1_CTRL_4 0x6104
|
|
#define OX03C10_XTC1_CTRL_5 0x6105
|
|
#define OX03C10_XTC1_CTRL_6 0x6106
|
|
#define OX03C10_XTC1_CTRL_7 0x6107
|
|
#define OX03C10_XTC1_CTRL_A 0x610a
|
|
#define OX03C10_XTC1_CTRL_B 0x610b
|
|
#define OX03C10_XTC1_CTRL_C 0x610c
|
|
#define OX03C10_XTC1_CTRL_D 0x610d
|
|
#define OX03C10_XTC1_CTRL_E 0x610e
|
|
#define OX03C10_XTC1_CTRL_F 0x610f
|
|
#define OX03C10_XTC1_CTRL_13 0x6113
|
|
#define OX03C10_XTC1_CTRL_20 0x6120
|
|
#define OX03C10_XTC1_CTRL_21 0x6121
|
|
#define OX03C10_XTC1_CTRL_22 0x6122
|
|
#define OX03C10_XTC1_CTRL_23 0x6123
|
|
#define OX03C10_XTC1_CTRL_24 0x6124
|
|
#define OX03C10_XTC1_CTRL_25 0x6125
|
|
#define OX03C10_XTC1_CTRL_26 0x6126
|
|
#define OX03C10_XTC1_CTRL_27 0x6127
|
|
#define OX03C10_XTC1_CTRL_28 0x6128
|
|
#define OX03C10_XTC1_CTRL_29 0x6129
|
|
#define OX03C10_XTC1_CTRL_2A 0x612a
|
|
#define OX03C10_XTC1_CTRL_2B 0x612b
|
|
#define OX03C10_XTC1_CTRL_2C 0x612c
|
|
#define OX03C10_XTC1_CTRL_2D 0x612d
|
|
#define OX03C10_XTC1_CTRL_2E 0x612e
|
|
#define OX03C10_XTC1_CTRL_2F 0x612f
|
|
#define OX03C10_XTC1_CTRL_30 0x6130
|
|
#define OX03C10_XTC1_CTRL_31 0x6131
|
|
#define OX03C10_XTC1_CTRL_32 0x6132
|
|
#define OX03C10_XTC1_CTRL_33 0x6133
|
|
#define OX03C10_XTC1_CTRL_34 0x6134
|
|
#define OX03C10_XTC1_CTRL_35 0x6135
|
|
#define OX03C10_XTC1_CTRL_36 0x6136
|
|
#define OX03C10_XTC1_CTRL_37 0x6137
|
|
#define OX03C10_XTC1_CTRL_38 0x6138
|
|
#define OX03C10_XTC1_CTRL_39 0x6139
|
|
#define OX03C10_XTC1_CTRL_3A 0x613a
|
|
#define OX03C10_XTC1_CTRL_3B 0x613b
|
|
#define OX03C10_XTC1_CTRL_3C 0x613c
|
|
#define OX03C10_XTC1_CTRL_3D 0x613d
|
|
#define OX03C10_XTC1_CTRL_3E 0x613e
|
|
#define OX03C10_XTC1_CTRL_3F 0x613f
|
|
#define OX03C10_XTC1_CTRL_40 0x6140
|
|
#define OX03C10_XTC1_CTRL_41 0x6141
|
|
#define OX03C10_XTC1_CTRL_42 0x6142
|
|
#define OX03C10_XTC1_CTRL_43 0x6143
|
|
#define OX03C10_XTC1_CTRL_44 0x6144
|
|
#define OX03C10_XTC1_CTRL_45 0x6145
|
|
#define OX03C10_XTC1_CTRL_46 0x6146
|
|
#define OX03C10_XTC1_CTRL_47 0x6147
|
|
#define OX03C10_XTC1_CTRL_48 0x6148
|
|
#define OX03C10_XTC1_CTRL_49 0x6149
|
|
#define OX03C10_XTC1_CTRL_4A 0x614a
|
|
#define OX03C10_XTC1_CTRL_4B 0x614b
|
|
#define OX03C10_XTC1_CTRL_4C 0x614c
|
|
#define OX03C10_XTC1_CTRL_4D 0x614d
|
|
#define OX03C10_XTC1_CTRL_4E 0x614e
|
|
#define OX03C10_XTC1_CTRL_4F 0x614f
|
|
#define OX03C10_XTC1_CTRL_50 0x6150
|
|
#define OX03C10_XTC1_CTRL_51 0x6151
|
|
#define OX03C10_XTC1_CTRL_52 0x6152
|
|
#define OX03C10_XTC1_CTRL_53 0x6153
|
|
#define OX03C10_XTC1_CTRL_54 0x6154
|
|
#define OX03C10_XTC1_CTRL_55 0x6155
|
|
#define OX03C10_XTC1_CTRL_56 0x6156
|
|
#define OX03C10_XTC1_CTRL_57 0x6157
|
|
#define OX03C10_XTC1_CTRL_58 0x6158
|
|
#define OX03C10_XTC1_CTRL_59 0x6159
|
|
#define OX03C10_XTC1_CTRL_5A 0x615a
|
|
#define OX03C10_XTC1_CTRL_5B 0x615b
|
|
#define OX03C10_XTC1_CTRL_5C 0x615c
|
|
#define OX03C10_XTC1_CTRL_5D 0x615d
|
|
#define OX03C10_XTC1_CTRL_5E 0x615e
|
|
#define OX03C10_XTC1_CTRL_5F 0x615f
|
|
#define OX03C10_XTC1_CTRL_60 0x6160
|
|
#define OX03C10_XTC1_CTRL_61 0x6161
|
|
#define OX03C10_XTC1_CTRL_62 0x6162
|
|
#define OX03C10_XTC1_CTRL_63 0x6163
|
|
#define OX03C10_XTC1_CTRL_64 0x6164
|
|
#define OX03C10_XTC1_CTRL_65 0x6165
|
|
#define OX03C10_XTC1_CTRL_66 0x6166
|
|
#define OX03C10_XTC1_CTRL_67 0x6167
|
|
#define OX03C10_XTC1_CTRL_68 0x6168
|
|
#define OX03C10_XTC1_CTRL_69 0x6169
|
|
#define OX03C10_XTC1_CTRL_6A 0x616a
|
|
#define OX03C10_XTC1_CTRL_6B 0x616b
|
|
#define OX03C10_XTC1_CTRL_6C 0x616c
|
|
#define OX03C10_XTC1_CTRL_6D 0x616d
|
|
#define OX03C10_XTC1_CTRL_6E 0x616e
|
|
#define OX03C10_XTC1_CTRL_6F 0x616f
|
|
#define OX03C10_XTC1_CTRL_70 0x6170
|
|
#define OX03C10_XTC1_CTRL_71 0x6171
|
|
#define OX03C10_XTC1_CTRL_72 0x6172
|
|
#define OX03C10_XTC1_CTRL_73 0x6173
|
|
#define OX03C10_XTC1_CTRL_74 0x6174
|
|
#define OX03C10_XTC1_CTRL_75 0x6175
|
|
#define OX03C10_XTC1_CTRL_76 0x6176
|
|
#define OX03C10_XTC1_CTRL_77 0x6177
|
|
#define OX03C10_XTC1_CTRL_78 0x6178
|
|
#define OX03C10_XTC1_CTRL_79 0x6179
|
|
#define OX03C10_XTC1_CTRL_7A 0x617a
|
|
#define OX03C10_XTC1_CTRL_7B 0x617b
|
|
#define OX03C10_XTC1_CTRL_7C 0x617c
|
|
#define OX03C10_XTC1_CTRL_7D 0x617d
|
|
#define OX03C10_XTC1_CTRL_7E 0x617e
|
|
#define OX03C10_XTC1_CTRL_7F 0x617f
|
|
#define OX03C10_XTC1_CTRL_80 0x6180
|
|
#define OX03C10_XTC1_CTRL_81 0x6181
|
|
#define OX03C10_XTC1_CTRL_82 0x6182
|
|
#define OX03C10_XTC1_CTRL_83 0x6183
|
|
#define OX03C10_XTC1_CTRL_84 0x6184
|
|
#define OX03C10_XTC1_CTRL_85 0x6185
|
|
#define OX03C10_XTC1_CTRL_86 0x6186
|
|
#define OX03C10_XTC1_CTRL_87 0x6187
|
|
#define OX03C10_XTC1_CTRL_88 0x6188
|
|
#define OX03C10_XTC1_CTRL_89 0x6189
|
|
#define OX03C10_XTC1_CTRL_8A 0x618a
|
|
#define OX03C10_XTC1_CTRL_8B 0x618b
|
|
#define OX03C10_XTC1_CTRL_8C 0x618c
|
|
#define OX03C10_XTC1_CTRL_8D 0x618d
|
|
#define OX03C10_XTC1_CTRL_8E 0x618e
|
|
#define OX03C10_XTC1_CTRL_8F 0x618f
|
|
#define OX03C10_XTC1_CTRL_90 0x6190
|
|
#define OX03C10_XTC1_CTRL_91 0x6191
|
|
#define OX03C10_XTC1_CTRL_92 0x6192
|
|
#define OX03C10_XTC1_CTRL_93 0x6193
|
|
#define OX03C10_XTC1_CTRL_94 0x6194
|
|
#define OX03C10_XTC1_CTRL_95 0x6195
|
|
#define OX03C10_XTC1_CTRL_96 0x6196
|
|
#define OX03C10_XTC1_CTRL_97 0x6197
|
|
#define OX03C10_XTC1_CTRL_98 0x6198
|
|
#define OX03C10_XTC1_CTRL_99 0x6199
|
|
#define OX03C10_XTC1_CTRL_9A 0x619a
|
|
#define OX03C10_XTC1_CTRL_9B 0x619b
|
|
#define OX03C10_XTC1_CTRL_9C 0x619c
|
|
#define OX03C10_XTC1_CTRL_9D 0x619d
|
|
#define OX03C10_XTC1_CTRL_9E 0x619e
|
|
#define OX03C10_XTC1_CTRL_9F 0x619f
|
|
#define OX03C10_XTC1_CTRL_A0 0x61a0
|
|
#define OX03C10_XTC1_CTRL_A1 0x61a1
|
|
#define OX03C10_XTC1_CTRL_A2 0x61a2
|
|
#define OX03C10_XTC1_CTRL_A3 0x61a3
|
|
#define OX03C10_XTC1_CTRL_A4 0x61a4
|
|
#define OX03C10_XTC1_CTRL_A5 0x61a5
|
|
#define OX03C10_XTC1_CTRL_A6 0x61a6
|
|
#define OX03C10_XTC1_CTRL_A7 0x61a7
|
|
#define OX03C10_XTC1_CTRL_A8 0x61a8
|
|
#define OX03C10_XTC1_CTRL_A9 0x61a9
|
|
#define OX03C10_XTC1_CTRL_AA 0x61aa
|
|
#define OX03C10_XTC1_CTRL_AB 0x61ab
|
|
#define OX03C10_XTC1_CTRL_AC 0x61ac
|
|
#define OX03C10_XTC1_CTRL_AD 0x61ad
|
|
#define OX03C10_XTC1_CTRL_AE 0x61ae
|
|
#define OX03C10_XTC1_CTRL_AF 0x61af
|
|
#define OX03C10_ISP_STAT_16 0x61b2
|
|
#define OX03C10_ISP_STAT_17 0x61b3
|
|
#define OX03C10_REG_WIN_00 0x6a00
|
|
#define OX03C10_REG_WIN_01 0x6a01
|
|
#define OX03C10_REG_WIN_02 0x6a02
|
|
#define OX03C10_REG_WIN_03 0x6a03
|
|
#define OX03C10_REG_WIN_04 0x6a04
|
|
#define OX03C10_REG_WIN_05 0x6a05
|
|
#define OX03C10_REG_WIN_06 0x6a06
|
|
#define OX03C10_REG_WIN_07 0x6a07
|
|
#define OX03C10_REG_WIN_08 0x6a08
|
|
#define OX03C10_REG_WIN_09 0x6a09
|
|
#define OX03C10_REG_WIN_0A 0x6a0a
|
|
#define OX03C10_REG_WIN_10 0x6a10
|
|
#define OX03C10_REG_WIN_11 0x6a11
|
|
#define OX03C10_REG_WIN_12 0x6a12
|
|
#define OX03C10_REG_WIN_13 0x6a13
|
|
#define OX03C10_REG_WIN_14 0x6a14
|
|
#define OX03C10_REG_WIN_15 0x6a15
|
|
#define OX03C10_REG_WIN_16 0x6a16
|
|
#define OX03C10_REG_WIN_17 0x6a17
|
|
#define OX03C10_REG_WIN_18 0x6a18
|
|
#define OX03C10_REG_WIN_19 0x6a19
|
|
#define OX03C10_REG_WIN_1A 0x6a1a
|
|
#define OX03C10_REG_WIN_1B 0x6a1b
|
|
#define OX03C10_REG_WIN_1C 0x6a1c
|
|
#define OX03C10_REG_WIN_1D 0x6a1d
|
|
#define OX03C10_REG_WIN_1E 0x6a1e
|
|
#define OX03C10_REG_WIN_1F 0x6a1f
|
|
#define OX03C10_REG_WIN_20 0x6a20
|
|
#define OX03C10_REG_WIN_21 0x6a21
|
|
#define OX03C10_REG_WIN_22 0x6a22
|
|
#define OX03C10_REG_WIN_23 0x6a23
|
|
#define OX03C10_REG_WIN_24 0x6a24
|
|
#define OX03C10_REG_WIN_25 0x6a25
|
|
#define OX03C10_REG_WIN_26 0x6a26
|
|
#define OX03C10_REG_WIN_27 0x6a27
|
|
#define OX03C10_REG_WIN_28 0x6a28
|
|
#define OX03C10_REG_WIN_29 0x6a29
|
|
#define OX03C10_REG_WIN_2A 0x6a2a
|
|
#define OX03C10_REG_WIN_2B 0x6a2b
|
|
#define OX03C10_REG_WIN_2C 0x6a2c
|
|
|
|
#endif
|