mirror of
https://github.com/nxp-imx/linux-imx.git
synced 2025-09-02 18:06:13 +02:00
26e2fe4cab
[ Upstream commit2cc3b37f5b] Binding for fixed NVMEM cells defined directly as NVMEM device subnodes has been deprecated. It has been replaced by the "fixed-layout" NVMEM layout binding. New syntax is meant to be clearer and should help avoiding imprecise bindings. NVMEM subsystem already supports the new binding. It should be a good idea to limit support for old syntax to existing drivers that actually support & use it (we can't break backward compatibility!). That way we additionally encourage new bindings & drivers to ignore deprecated binding. It wasn't clear (to me) if rtc and w1 code actually uses old syntax fixed cells. I enabled them to don't risk any breakage. Signed-off-by: Rafał Miłecki <rafal@milecki.pl> [for meson-{efuse,mx-efuse}.c] Acked-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> [for mtk-efuse.c, nvmem/core.c, nvmem-provider.h] Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> [MT8192, MT8195 Chromebooks] Tested-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> [for microchip-otpc.c] Reviewed-by: Claudiu Beznea <claudiu.beznea@microchip.com> [SAMA7G5-EK] Tested-by: Claudiu Beznea <claudiu.beznea@microchip.com> Acked-by: Jernej Skrabec <jernej.skrabec@gmail.com> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org> Link: https://lore.kernel.org/r/20231020105545.216052-3-srinivas.kandagatla@linaro.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Stable-dep-of:d2d73a6dd1("mtd: limit OTP NVMEM cell parse to non-NAND devices") Signed-off-by: Sasha Levin <sashal@kernel.org>
83 lines
1.9 KiB
C
83 lines
1.9 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Xilinx, Inc.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/nvmem-provider.h>
|
|
#include <linux/of.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/firmware/xlnx-zynqmp.h>
|
|
|
|
#define SILICON_REVISION_MASK 0xF
|
|
|
|
struct zynqmp_nvmem_data {
|
|
struct device *dev;
|
|
struct nvmem_device *nvmem;
|
|
};
|
|
|
|
static int zynqmp_nvmem_read(void *context, unsigned int offset,
|
|
void *val, size_t bytes)
|
|
{
|
|
int ret;
|
|
int idcode, version;
|
|
struct zynqmp_nvmem_data *priv = context;
|
|
|
|
ret = zynqmp_pm_get_chipid(&idcode, &version);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
dev_dbg(priv->dev, "Read chipid val %x %x\n", idcode, version);
|
|
*(int *)val = version & SILICON_REVISION_MASK;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct nvmem_config econfig = {
|
|
.name = "zynqmp-nvmem",
|
|
.owner = THIS_MODULE,
|
|
.word_size = 1,
|
|
.size = 1,
|
|
.read_only = true,
|
|
};
|
|
|
|
static const struct of_device_id zynqmp_nvmem_match[] = {
|
|
{ .compatible = "xlnx,zynqmp-nvmem-fw", },
|
|
{ /* sentinel */ },
|
|
};
|
|
MODULE_DEVICE_TABLE(of, zynqmp_nvmem_match);
|
|
|
|
static int zynqmp_nvmem_probe(struct platform_device *pdev)
|
|
{
|
|
struct device *dev = &pdev->dev;
|
|
struct zynqmp_nvmem_data *priv;
|
|
|
|
priv = devm_kzalloc(dev, sizeof(struct zynqmp_nvmem_data), GFP_KERNEL);
|
|
if (!priv)
|
|
return -ENOMEM;
|
|
|
|
priv->dev = dev;
|
|
econfig.dev = dev;
|
|
econfig.add_legacy_fixed_of_cells = true;
|
|
econfig.reg_read = zynqmp_nvmem_read;
|
|
econfig.priv = priv;
|
|
|
|
priv->nvmem = devm_nvmem_register(dev, &econfig);
|
|
|
|
return PTR_ERR_OR_ZERO(priv->nvmem);
|
|
}
|
|
|
|
static struct platform_driver zynqmp_nvmem_driver = {
|
|
.probe = zynqmp_nvmem_probe,
|
|
.driver = {
|
|
.name = "zynqmp-nvmem",
|
|
.of_match_table = zynqmp_nvmem_match,
|
|
},
|
|
};
|
|
|
|
module_platform_driver(zynqmp_nvmem_driver);
|
|
|
|
MODULE_AUTHOR("Michal Simek <michal.simek@amd.com>, Nava kishore Manne <nava.kishore.manne@amd.com>");
|
|
MODULE_DESCRIPTION("ZynqMP NVMEM driver");
|
|
MODULE_LICENSE("GPL");
|