mirror of
https://github.com/nxp-imx/linux-imx.git
synced 2025-09-03 10:33:11 +02:00
c50943a2b2
This change adds DRM_IOCTL_IMX_DPU_SYNC_DMABUF ioctl, that enables cache coherency handling for dma-bufs from a generic exporter, that are used with the DPU driver. Use case is typically for buffers that require read/write by CPU at some point and that are accessed through CPU cache for performance reasons. Signed-off-by: Julien Vuillaumier <julien.vuillaumier@nxp.com> Reviewed-by: Xianzhong Li <xianzhong.li@nxp.com> Reviewed-by: Guangliu Ding <guangliu.ding@nxp.com>
110 lines
2.5 KiB
C
110 lines
2.5 KiB
C
/*
|
|
* Copyright 2017,2022-2023 NXP
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
* or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef _UAPI_IMX_DRM_H_
|
|
#define _UAPI_IMX_DRM_H_
|
|
|
|
#include "drm.h"
|
|
|
|
#if defined(__cplusplus)
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* Dpu frame info.
|
|
*
|
|
*/
|
|
struct drm_imx_dpu_frame_info {
|
|
__u32 width;
|
|
__u32 height;
|
|
__u32 x_offset;
|
|
__u32 y_offset;
|
|
__u32 stride;
|
|
__u32 format;
|
|
__u64 modifier;
|
|
__u64 baddr;
|
|
__u64 uv_addr;
|
|
};
|
|
|
|
#define DRM_IMX_DPU_SET_CMDLIST 0x00
|
|
#define DRM_IMX_DPU_WAIT 0x01
|
|
#define DRM_IMX_DPU_GET_PARAM 0x02
|
|
#define DRM_IMX_DPU_SYNC_DMABUF 0x03
|
|
|
|
#define DRM_IOCTL_IMX_DPU_SET_CMDLIST DRM_IOWR(DRM_COMMAND_BASE + \
|
|
DRM_IMX_DPU_SET_CMDLIST, struct drm_imx_dpu_set_cmdlist)
|
|
#define DRM_IOCTL_IMX_DPU_WAIT DRM_IOWR(DRM_COMMAND_BASE + \
|
|
DRM_IMX_DPU_WAIT, struct drm_imx_dpu_wait)
|
|
#define DRM_IOCTL_IMX_DPU_GET_PARAM DRM_IOWR(DRM_COMMAND_BASE + \
|
|
DRM_IMX_DPU_GET_PARAM, enum drm_imx_dpu_param)
|
|
#define DRM_IOCTL_IMX_DPU_SYNC_DMABUF DRM_IOW(DRM_COMMAND_BASE + \
|
|
DRM_IMX_DPU_SYNC_DMABUF, struct drm_imx_dpu_sync_dmabuf)
|
|
|
|
/**
|
|
* struct drm_imx_dpu_set_cmdlist - ioctl argument for
|
|
* DRM_IMX_DPU_SET_CMDLIST.
|
|
*/
|
|
struct drm_imx_dpu_set_cmdlist {
|
|
__u64 cmd;
|
|
__u32 cmd_nr;
|
|
|
|
/* reserved */
|
|
__u64 user_data;
|
|
};
|
|
|
|
/**
|
|
* struct drm_imx_dpu_wait - ioctl argument for
|
|
* DRM_IMX_DPU_WAIT.
|
|
*
|
|
*/
|
|
struct drm_imx_dpu_wait {
|
|
/* reserved */
|
|
__u64 user_data;
|
|
};
|
|
|
|
enum drm_imx_dpu_sync_direction {
|
|
IMX_DPU_SYNC_TO_CPU = 0,
|
|
IMX_DPU_SYNC_TO_DEVICE = 1,
|
|
IMX_DPU_SYNC_TO_BOTH = 2,
|
|
};
|
|
|
|
/**
|
|
* struct drm_imx_dpu_sync_dmabuf - ioctl argument for
|
|
* DRM_IMX_DPU_SYNC_DMABUF.
|
|
*
|
|
*/
|
|
struct drm_imx_dpu_sync_dmabuf {
|
|
__u32 dmabuf_fd;
|
|
__u32 direction;
|
|
};
|
|
|
|
/**
|
|
* enum drm_imx_dpu_param - ioctl argument for
|
|
* DRM_IMX_DPU_GET_PARAM.
|
|
*
|
|
*/
|
|
enum drm_imx_dpu_param {
|
|
DRM_IMX_MAX_DPUS,
|
|
DRM_IMX_GET_FENCE,
|
|
};
|
|
|
|
#if defined(__cplusplus)
|
|
}
|
|
#endif
|
|
|
|
#endif /* _UAPI_IMX_DRM_H_ */
|