mirror of
git://git.yoctoproject.org/linux-yocto.git
synced 2025-10-22 23:13:01 +02:00
regulator: mt6358: Add missing regulators for MT6366
When support for the MT6366 PMIC regulators was added, it was assumed that it had the same functionality as MT6358. In reality there are differences. A few regulators have different ranges, or were renamed and repurposed, or removed altogether. Add the 3 regulators that were missing from the original submission. These are added for completeness. VSRAM_CORE is not used in existing projects. VM18 and VMDDR feed DRAM related consumers, and are not used in-kernel. Signed-off-by: Chen-Yu Tsai <wenst@chromium.org> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Acked-by: Lee Jones <lee@kernel.org> Link: https://lore.kernel.org/r/20230928085537.3246669-11-wenst@chromium.org Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
b7f3b89848
commit
b7768e67af
|
@ -325,6 +325,20 @@ static const struct linear_range vldo28_ranges[] = {
|
|||
REGULATOR_LINEAR_RANGE(3000000, 0, 10, 10000),
|
||||
};
|
||||
|
||||
static const unsigned int mt6366_vmddr_selectors[] = { 0, 1, 2, 3, 4, 5, 6, 7, 9, 12 };
|
||||
static const struct linear_range mt6366_vmddr_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(600000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(700000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(800000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(900000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1000000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1100000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1200000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1300000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1500000, 0, 10, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1800000, 0, 10, 10000),
|
||||
};
|
||||
|
||||
static const unsigned int mt6366_vcn18_vm18_selectors[] = {
|
||||
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 };
|
||||
static const struct linear_range mt6366_vcn18_vm18_ranges[] = {
|
||||
|
@ -602,6 +616,10 @@ static const struct mt6358_regulator_info mt6366_regulators[] = {
|
|||
MT6358_LDO_VSIM2_CON0, 0, MT6358_VSIM2_ANA_CON0, 0xf00),
|
||||
MT6366_LDO("vcn18", VCN18, mt6366_vcn18_vm18,
|
||||
MT6358_LDO_VCN18_CON0, 0, MT6358_VCN18_ANA_CON0, 0xf00),
|
||||
MT6366_LDO("vm18", VM18, mt6366_vcn18_vm18,
|
||||
MT6358_LDO_VM18_CON0, 0, MT6358_VM18_ANA_CON0, 0xf00),
|
||||
MT6366_LDO("vmddr", VMDDR, mt6366_vmddr,
|
||||
MT6358_LDO_VMDDR_CON0, 0, MT6358_VMDDR_ANA_CON0, 0xf00),
|
||||
MT6366_LDO1("vsram-proc11", VSRAM_PROC11, 500000, 1293750, 6250,
|
||||
MT6358_LDO_VSRAM_PROC11_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON0, 0x7f),
|
||||
MT6366_LDO1("vsram-others", VSRAM_OTHERS, 500000, 1293750, 6250,
|
||||
|
@ -610,6 +628,8 @@ static const struct mt6358_regulator_info mt6366_regulators[] = {
|
|||
MT6358_LDO_VSRAM_GPU_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON3, 0x7f),
|
||||
MT6366_LDO1("vsram-proc12", VSRAM_PROC12, 500000, 1293750, 6250,
|
||||
MT6358_LDO_VSRAM_PROC12_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON1, 0x7f),
|
||||
MT6366_LDO1("vsram-core", VSRAM_CORE, 500000, 1293750, 6250,
|
||||
MT6358_LDO_VSRAM_CORE_DBG0, 0x7f00, MT6358_LDO_VSRAM_CON5, 0x7f),
|
||||
};
|
||||
|
||||
static int mt6358_sync_vcn33_setting(struct device *dev)
|
||||
|
|
|
@ -294,4 +294,21 @@
|
|||
#define MT6358_AUD_TOP_INT_CON0 0x2228
|
||||
#define MT6358_AUD_TOP_INT_STATUS0 0x2234
|
||||
|
||||
/*
|
||||
* MT6366 has no VCAM*, but has other regulators in its place. The names
|
||||
* keep the MT6358 prefix for ease of use in the regulator driver.
|
||||
*/
|
||||
#define MT6358_LDO_VSRAM_CON5 0x1bf8
|
||||
#define MT6358_LDO_VM18_CON0 MT6358_LDO_VCAMA1_CON0
|
||||
#define MT6358_LDO_VM18_CON1 MT6358_LDO_VCAMA1_CON1
|
||||
#define MT6358_LDO_VM18_CON2 MT6358_LDO_VCAMA1_CON2
|
||||
#define MT6358_LDO_VMDDR_CON0 MT6358_LDO_VCAMA2_CON0
|
||||
#define MT6358_LDO_VMDDR_CON1 MT6358_LDO_VCAMA2_CON1
|
||||
#define MT6358_LDO_VMDDR_CON2 MT6358_LDO_VCAMA2_CON2
|
||||
#define MT6358_LDO_VSRAM_CORE_CON0 MT6358_LDO_VCAMD_CON0
|
||||
#define MT6358_LDO_VSRAM_CORE_DBG0 0x1cb6
|
||||
#define MT6358_LDO_VSRAM_CORE_DBG1 0x1cb8
|
||||
#define MT6358_VM18_ANA_CON0 MT6358_VCAMA1_ANA_CON0
|
||||
#define MT6358_VMDDR_ANA_CON0 MT6358_VCAMD_ANA_CON0
|
||||
|
||||
#endif /* __MFD_MT6358_REGISTERS_H__ */
|
||||
|
|
|
@ -86,6 +86,9 @@ enum {
|
|||
MT6366_ID_VMC,
|
||||
MT6366_ID_VAUD28,
|
||||
MT6366_ID_VSIM2,
|
||||
MT6366_ID_VM18,
|
||||
MT6366_ID_VMDDR,
|
||||
MT6366_ID_VSRAM_CORE,
|
||||
MT6366_ID_RG_MAX,
|
||||
};
|
||||
|
||||
|
|
Loading…
Reference in New Issue
Block a user