mirror of
git://git.yoctoproject.org/linux-yocto.git
synced 2025-10-23 07:23:12 +02:00
clk: meson: s4: fix fixed_pll_dco clock
The fixed_pll_dco output frequency is not accurate,
add frac factor for fixed_pll_dco clk to fix it.
Fixes: 57b55c76aa
("clk: meson: S4: add support for Amlogic S4 SoC peripheral clock controller")
Signed-off-by: Xianwei Zhao <xianwei.zhao@amlogic.com>
Link: https://lore.kernel.org/r/20240603-s4_fixedpll-v1-1-2b2a98630841@amlogic.com
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
This commit is contained in:
parent
1613e604df
commit
c1380adf2e
|
@ -38,6 +38,11 @@ static struct clk_regmap s4_fixed_pll_dco = {
|
|||
.shift = 0,
|
||||
.width = 8,
|
||||
},
|
||||
.frac = {
|
||||
.reg_off = ANACTRL_FIXPLL_CTRL1,
|
||||
.shift = 0,
|
||||
.width = 17,
|
||||
},
|
||||
.n = {
|
||||
.reg_off = ANACTRL_FIXPLL_CTRL0,
|
||||
.shift = 10,
|
||||
|
|
Loading…
Reference in New Issue
Block a user