mirror of
git://git.yoctoproject.org/linux-yocto.git
synced 2025-08-22 00:42:01 +02:00

Update IBM z16 counter description using document SA23-2260-07: "The Load-Program-Parameter and the CPU-Measurement Facilities" released in May, 2022, to include counter definitions for IBM z16 counter sets: * Basic counter set * Problem/user counter set * Crypto counter set Use document SA23-2261-07: "The CPU-Measurement Facility Extended Counters Definition for z10, z196/z114, zEC12/zBC12, z13/z13s, z14, z15 and z16" released on April 29, 2022 to include counter definitions for IBM z16 * Extended counter set * MT-Diagnostic counter set Signed-off-by: Thomas Richter <tmricht@linux.ibm.com> Acked-by: Sumanth Korikkar <sumanthk@linux.ibm.com> Acked-by: Ian Rogers <irogers@google.com> Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com> Link: https://lore.kernel.org/r/20220531092706.1931503-1-tmricht@linux.ibm.com Cc: acme@kernel.org Cc: gor@linux.ibm.com Cc: hca@linux.ibm.com Cc: svens@linux.ibm.com Cc: linux-kernel@vger.kernel.org Cc: linux-perf-users@vger.kernel.org
59 lines
2.1 KiB
JSON
59 lines
2.1 KiB
JSON
[
|
|
{
|
|
"Unit": "CPU-M-CF",
|
|
"EventCode": "0",
|
|
"EventName": "CPU_CYCLES",
|
|
"BriefDescription": "Cycle Count",
|
|
"PublicDescription": "This counter counts the total number of CPU cycles, excluding the number of cycles while the CPU is in the wait state."
|
|
},
|
|
{
|
|
"Unit": "CPU-M-CF",
|
|
"EventCode": "1",
|
|
"EventName": "INSTRUCTIONS",
|
|
"BriefDescription": "Instruction Count",
|
|
"PublicDescription": "This counter counts the total number of instructions executed by the CPU."
|
|
},
|
|
{
|
|
"Unit": "CPU-M-CF",
|
|
"EventCode": "2",
|
|
"EventName": "L1I_DIR_WRITES",
|
|
"BriefDescription": "Level-1 I-Cache Directory Write Count",
|
|
"PublicDescription": "This counter counts the total number of level-1 instruction-cache or unified-cache directory writes."
|
|
},
|
|
{
|
|
"Unit": "CPU-M-CF",
|
|
"EventCode": "3",
|
|
"EventName": "L1I_PENALTY_CYCLES",
|
|
"BriefDescription": "Level-1 I-Cache Penalty Cycle Count",
|
|
"PublicDescription": "This counter counts the total number of cache penalty cycles for level-1 instruction cache or unified cache."
|
|
},
|
|
{
|
|
"Unit": "CPU-M-CF",
|
|
"EventCode": "4",
|
|
"EventName": "L1D_DIR_WRITES",
|
|
"BriefDescription": "Level-1 D-Cache Directory Write Count",
|
|
"PublicDescription": "This counter counts the total number of level-1 data-cache directory writes."
|
|
},
|
|
{
|
|
"Unit": "CPU-M-CF",
|
|
"EventCode": "5",
|
|
"EventName": "L1D_PENALTY_CYCLES",
|
|
"BriefDescription": "Level-1 D-Cache Penalty Cycle Count",
|
|
"PublicDescription": "This counter counts the total number of cache penalty cycles for level-1 data cache."
|
|
},
|
|
{
|
|
"Unit": "CPU-M-CF",
|
|
"EventCode": "32",
|
|
"EventName": "PROBLEM_STATE_CPU_CYCLES",
|
|
"BriefDescription": "Problem-State Cycle Count",
|
|
"PublicDescription": "This counter counts the total number of CPU cycles when the CPU is in the problem state, excluding the number of cycles while the CPU is in the wait state."
|
|
},
|
|
{
|
|
"Unit": "CPU-M-CF",
|
|
"EventCode": "33",
|
|
"EventName": "PROBLEM_STATE_INSTRUCTIONS",
|
|
"BriefDescription": "Problem-State Instruction Count",
|
|
"PublicDescription": "This counter counts the total number of instructions executed by the CPU while in the problem state."
|
|
}
|
|
]
|