mirror of
git://git.yoctoproject.org/linux-yocto.git
synced 2025-07-05 05:15:23 +02:00
ec14c27240
Unmap/flush shadow stage 2 page tables for the nested VMs as well as the stage 2 page table for the guest hypervisor. Note: A bunch of the code in mmu.c relating to MMU notifiers is currently dealt with in an extremely abrupt way, for example by clearing out an entire shadow stage-2 table. This will be handled in a more efficient way using the reverse mapping feature in a later version of the patch series. Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org> Signed-off-by: Jintack Lim <jintack.lim@linaro.org> Signed-off-by: Marc Zyngier <maz@kernel.org> Link: https://lore.kernel.org/r/20240614144552.2773592-5-maz@kernel.org Signed-off-by: Oliver Upton <oliver.upton@linux.dev>
135 lines
3.5 KiB
C
135 lines
3.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __ARM64_KVM_NESTED_H
|
|
#define __ARM64_KVM_NESTED_H
|
|
|
|
#include <linux/bitfield.h>
|
|
#include <linux/kvm_host.h>
|
|
#include <asm/kvm_emulate.h>
|
|
|
|
static inline bool vcpu_has_nv(const struct kvm_vcpu *vcpu)
|
|
{
|
|
return (!__is_defined(__KVM_NVHE_HYPERVISOR__) &&
|
|
cpus_have_final_cap(ARM64_HAS_NESTED_VIRT) &&
|
|
vcpu_has_feature(vcpu, KVM_ARM_VCPU_HAS_EL2));
|
|
}
|
|
|
|
/* Translation helpers from non-VHE EL2 to EL1 */
|
|
static inline u64 tcr_el2_ps_to_tcr_el1_ips(u64 tcr_el2)
|
|
{
|
|
return (u64)FIELD_GET(TCR_EL2_PS_MASK, tcr_el2) << TCR_IPS_SHIFT;
|
|
}
|
|
|
|
static inline u64 translate_tcr_el2_to_tcr_el1(u64 tcr)
|
|
{
|
|
return TCR_EPD1_MASK | /* disable TTBR1_EL1 */
|
|
((tcr & TCR_EL2_TBI) ? TCR_TBI0 : 0) |
|
|
tcr_el2_ps_to_tcr_el1_ips(tcr) |
|
|
(tcr & TCR_EL2_TG0_MASK) |
|
|
(tcr & TCR_EL2_ORGN0_MASK) |
|
|
(tcr & TCR_EL2_IRGN0_MASK) |
|
|
(tcr & TCR_EL2_T0SZ_MASK);
|
|
}
|
|
|
|
static inline u64 translate_cptr_el2_to_cpacr_el1(u64 cptr_el2)
|
|
{
|
|
u64 cpacr_el1 = 0;
|
|
|
|
if (cptr_el2 & CPTR_EL2_TTA)
|
|
cpacr_el1 |= CPACR_ELx_TTA;
|
|
if (!(cptr_el2 & CPTR_EL2_TFP))
|
|
cpacr_el1 |= CPACR_ELx_FPEN;
|
|
if (!(cptr_el2 & CPTR_EL2_TZ))
|
|
cpacr_el1 |= CPACR_ELx_ZEN;
|
|
|
|
return cpacr_el1;
|
|
}
|
|
|
|
static inline u64 translate_sctlr_el2_to_sctlr_el1(u64 val)
|
|
{
|
|
/* Only preserve the minimal set of bits we support */
|
|
val &= (SCTLR_ELx_M | SCTLR_ELx_A | SCTLR_ELx_C | SCTLR_ELx_SA |
|
|
SCTLR_ELx_I | SCTLR_ELx_IESB | SCTLR_ELx_WXN | SCTLR_ELx_EE);
|
|
val |= SCTLR_EL1_RES1;
|
|
|
|
return val;
|
|
}
|
|
|
|
static inline u64 translate_ttbr0_el2_to_ttbr0_el1(u64 ttbr0)
|
|
{
|
|
/* Clear the ASID field */
|
|
return ttbr0 & ~GENMASK_ULL(63, 48);
|
|
}
|
|
|
|
extern bool forward_smc_trap(struct kvm_vcpu *vcpu);
|
|
extern void kvm_init_nested(struct kvm *kvm);
|
|
extern int kvm_vcpu_init_nested(struct kvm_vcpu *vcpu);
|
|
extern void kvm_init_nested_s2_mmu(struct kvm_s2_mmu *mmu);
|
|
extern struct kvm_s2_mmu *lookup_s2_mmu(struct kvm_vcpu *vcpu);
|
|
extern void kvm_vcpu_load_hw_mmu(struct kvm_vcpu *vcpu);
|
|
extern void kvm_vcpu_put_hw_mmu(struct kvm_vcpu *vcpu);
|
|
|
|
struct kvm_s2_trans {
|
|
phys_addr_t output;
|
|
unsigned long block_size;
|
|
bool writable;
|
|
bool readable;
|
|
int level;
|
|
u32 esr;
|
|
u64 upper_attr;
|
|
};
|
|
|
|
static inline phys_addr_t kvm_s2_trans_output(struct kvm_s2_trans *trans)
|
|
{
|
|
return trans->output;
|
|
}
|
|
|
|
static inline unsigned long kvm_s2_trans_size(struct kvm_s2_trans *trans)
|
|
{
|
|
return trans->block_size;
|
|
}
|
|
|
|
static inline u32 kvm_s2_trans_esr(struct kvm_s2_trans *trans)
|
|
{
|
|
return trans->esr;
|
|
}
|
|
|
|
static inline bool kvm_s2_trans_readable(struct kvm_s2_trans *trans)
|
|
{
|
|
return trans->readable;
|
|
}
|
|
|
|
static inline bool kvm_s2_trans_writable(struct kvm_s2_trans *trans)
|
|
{
|
|
return trans->writable;
|
|
}
|
|
|
|
static inline bool kvm_s2_trans_executable(struct kvm_s2_trans *trans)
|
|
{
|
|
return !(trans->upper_attr & BIT(54));
|
|
}
|
|
|
|
extern int kvm_walk_nested_s2(struct kvm_vcpu *vcpu, phys_addr_t gipa,
|
|
struct kvm_s2_trans *result);
|
|
extern int kvm_s2_handle_perm_fault(struct kvm_vcpu *vcpu,
|
|
struct kvm_s2_trans *trans);
|
|
extern int kvm_inject_s2_fault(struct kvm_vcpu *vcpu, u64 esr_el2);
|
|
extern void kvm_nested_s2_wp(struct kvm *kvm);
|
|
extern void kvm_nested_s2_unmap(struct kvm *kvm);
|
|
extern void kvm_nested_s2_flush(struct kvm *kvm);
|
|
|
|
int kvm_init_nv_sysregs(struct kvm *kvm);
|
|
|
|
#ifdef CONFIG_ARM64_PTR_AUTH
|
|
bool kvm_auth_eretax(struct kvm_vcpu *vcpu, u64 *elr);
|
|
#else
|
|
static inline bool kvm_auth_eretax(struct kvm_vcpu *vcpu, u64 *elr)
|
|
{
|
|
/* We really should never execute this... */
|
|
WARN_ON_ONCE(1);
|
|
*elr = 0xbad9acc0debadbad;
|
|
return false;
|
|
}
|
|
#endif
|
|
|
|
#endif /* __ARM64_KVM_NESTED_H */
|