mirror of
git://git.yoctoproject.org/meta-intel.git
synced 2025-07-19 21:09:03 +02:00
meta-crownbay: update crownbay SRCREVs
Update crownbay machine and meta SRCREVs to point the correct place in the kernel tree. In keeping with the 'self-contained' aspect of the BSP, also keep it in the meta-crownbay layer. Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
This commit is contained in:
parent
7059fe6442
commit
ef1c55927c
|
@ -44,3 +44,6 @@ IMAGE_FSTYPES ?= "ext3 cpio.gz"
|
||||||
|
|
||||||
GLIBC_ADDONS = "nptl"
|
GLIBC_ADDONS = "nptl"
|
||||||
GLIBC_EXTRA_OECONF = "--with-tls"
|
GLIBC_EXTRA_OECONF = "--with-tls"
|
||||||
|
|
||||||
|
SRCREV_machine_pn-linux-wrs_crownbay = "f0afe10edaed24575eb115ad69c366fc24ea9380"
|
||||||
|
SRCREV_meta_pn-linux-wrs = "2f315f96f26a93d22fe0fc524de629e7c46b8469"
|
||||||
|
|
Loading…
Reference in New Issue
Block a user