mirror of
git://git.yoctoproject.org/meta-intel.git
synced 2025-07-19 21:09:03 +02:00
28e8017ab8
Update SRCREV for linux-yocto-3.19 to include the following commits: e152349 drm/i915: Reset CSB read pointer in ring init a87a6ff drm/i915/bdw: Enable execlists by default where supported 6c21811 fs: aufs: fix a build error for archs which doesn't support MUTEX_SPIN_ f7e6e36 fs: yaffs2: kill f_dentry uses 2a5e3b1 intel_idle: Add support for the Airmont Core in the Cherrytrail and Bra 28c0578 intel_idle: Update support for Silvermont Core in Baytrail SOC 77bec57 intel_idle: Add ->enter_freeze callbacks ae682f3 intel_idle: support additional Broadwell model 3c88608 PM / sleep: Make it possible to quiesce timers during suspend-to-idle cd240b6 PM / sleep: Re-implement suspend-to-idle handling d3c0b95 drm/i915: New offset for reading frequencies on CHV. dac6bab drm/i915/chv: Populate total EU count on Cherryview a3f6f39 arm64: psci: move psci firmware calls out of line 374b5d0 drm/i915: Only wait for required lanes in vlv_wait_port_ready() fca99e8 Revert "drm/i915: Hack to tie both common lanes together on chv" 00682f3 drm/i915: Work around DISPLAY_PHY_CONTROL register corruption on CHV 654b1a4 drm/i915: Implement chv display PHY lane stagger setup Signed-off-by: Chang Rebecca Swee Fun <rebecca.swee.fun.chang@intel.com> Signed-off-by: Saul Wold <sgw@linux.intel.com> |
||
|---|---|---|
| .. | ||
| custom-licenses | ||
| recipes-bsp | ||
| recipes-core/microcode | ||
| recipes-corpus | ||
| recipes-graphics | ||
| recipes-kernel | ||
| recipes-multimedia | ||